This quiz covers one of the problems from homework #4.
Good Luck!

<table>
<thead>
<tr>
<th>Your Name:</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SID Number:</td>
<td></td>
</tr>
<tr>
<td>Discussion Section:</td>
<td></td>
</tr>
</tbody>
</table>

| Total: |           |
The VSCALE instruction

In your homework, you implemented the bcp (block copy) instruction. Here is the pseudo-code for a related instruction, called vscale. It is the same as block copy, except that it multiplies every source word by a constant before copying it to its destination. Let \( v_1 \) be the starting address of the input vector, \( v_2 \) be the starting address of the destination vector, \( \text{length} \) be the length of both vectors (in words), and \( \text{scale} \) be the scale factor:

\[
\text{vscale}(v_1, v_2, \text{length}, \text{scale}) \{
    \text{int index} = (\text{length}-1) \times 4; /* \text{mult \times 4 since we want byte addr} */
    \text{while} (\text{index} >= 0) \{
        \text{M}[v_2+\text{index}] = \text{scale} \times \text{M}[v_1+\text{index}];
        \text{index} = \text{index} - 4;
    \}
\}
\]

Your job is to implement the vscale instruction in the multicycle data path. Here is the coding of vscale instruction:

- \( \text{opcode} = \text{Instruction}[31:26] = 0x31 \) (an unused opcode)
- \( \text{R}[rs] \Rightarrow v_1, \text{R}[rt] \Rightarrow v_2, \text{R}[rd] \Rightarrow \text{length-1}, \text{Instruction}[10:0] \Rightarrow \text{scale} \)

The \( \text{scale} \) value is hard-coded into the lower 11 bits of the instruction. Assume that it is a signed number. Note that we have to read three registers to make this work, i.e. rs, rt, and rd. Since scaling a vector of zero length isn’t very interesting, assume that \( \text{R}[rd] \) contains the length \(-1\).
Problem 1a: Start with Figure 1. Assume that you are not allowed to add additional ALUs or adders, but that the current ALU supports multiply. What is the lowest number of cycles that you might expect to spend per vector element? Why?  
*Hint:* use the ALU every cycle.

Problem 1b: What needs to be added to the datapath to implement $v_{scale}$ with this number of cycles in the inner loop? Add only registers, muxes, and simple logic. You can modify existing components. Assume that the ALU supports a multiply operation and ignore overflow. Note that the ALU takes a complete cycle to compute and memory takes a complete cycle to read or write.  
*Hint: you will need to add new registers and may need to add enable lines to existing registers.*
Problem 1c: Use pseudo-code and register-transfer language to describe what is happening in each cycle of your instruction. *Be very clear about which things are happening at the same time!*