CS152
Computer Architecture and Engineering
Lecture 19
Caches and TLBs

November 3, 1999
John Kubiatowicz (http.cs.berkeley.edu/~kubitron)

lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/

Recap: Who Cares About the Memory Hierarchy?

Processor-DRAM Memory Gap (latency)

Recap: Levels of the Memory Hierarchy

Recap: exploit locality to achieve fast memory

° Two Different Types of Locality:
  • Temporal Locality (Locality in Time): If an item is referenced, it will
tend to be referenced again soon.
  • Spatial Locality (Locality in Space): If an item is referenced, items
whose addresses are close by tend to be referenced soon.

° By taking advantage of the principle of locality:
  • Present the user with as much memory as is available in the
cheapest technology.
  • Provide access at the speed offered by the fastest technology.

° DRAM is slow but cheap and dense:
  • Good choice for presenting the user with a BIG memory system

° SRAM is fast but expensive and not very dense:
  • Good choice for providing the user FAST access time.
Recap: Cache performance equations:
- Time = IC x CT x (ideal CPI + memory stalls/instruction)
- memory stalls/instruction =
  Average accesses/instruction x Miss Rate x Miss Penalty = (Average IFETCH/instruction x Miss Rate_{inst} x Miss Penalty_{inst}) + (Average Data/instruction x Miss Rate_{Data} x Miss Penalty_{Data})
- Assumes that ideal CPI includes Hit Times.
- Average Memory Access time =
  Hit Time + (Miss Rate x Miss Penalty)

Example: 1 KB Direct Mapped Cache with 32 B Blocks
- For a 2 ** N byte cache:
  - The uppermost (32 - N) bits are always the Cache Tag
  - The lowest M bits are the Byte Select (Block Size = 2 ** M)

The Big Picture: Where are We Now?
- The Five Classic Components of a Computer
- Today's Topics:
  - Recap last lecture
  - Simple caching techniques
  - Many ways to improve cache performance
  - Virtual memory?

The Art of Memory System Design
- Workload or Benchmark programs
- Processor
  - reference stream: <op, addr>, <op, addr>, <op, addr>, ... 
  - op: i-fetch, read, write
- Memory
  - $MEM
- Optimize the memory system organization to minimize the average memory access time for typical workloads
Block Size Tradeoff

- In general, larger block size take advantage of spatial locality BUT:
  - Larger block size means larger miss penalty:
    - Takes longer time to fill up the block
  - If block size is too big relative to cache size, miss rate will go up
  - Too few cache blocks

- In general, Average Access Time:
  \[ \text{Average Access Time} = \text{Hit Time} \times (1 - \text{Miss Rate}) + \text{Miss Penalty} \times \text{Miss Rate} \]

Miss Penalty

Miss Rate

Exploits Spatial Locality

Fewer blocks: compromises temporal locality

Increased Miss Penalty & Miss Rate

Average Access Time

Block Size

11/03/99 ©UCB Fall 1999

Extreme Example: single line

- Cache Size = 4 bytes
  - Block Size = 4 bytes
  - Only ONE entry in the cache

- If an item is accessed, likely that it will be accessed again soon
  - But it is unlikely that it will be accessed again immediately!!!
  - The next access will likely to be a miss again
    - Continually loading data into the cache but discard (force out) them before they are used again
    - Worst nightmare of a cache designer: Ping Pong Effect

Conflict Misses are misses caused by:
  - Different memory locations mapped to the same cache index
    - Solution 1: make the cache size bigger
    - Solution 2: Multiple entries for the same Cache Index

Another Extreme Example: Fully Associative

- Fully Associative Cache
  - Forget about the Cache Index
  - Compare the Cache Tags of all cache entries in parallel
  - Example: Block Size = 32 B blocks, we need N 27-bit comparators

- By definition: Conflict Miss = 0 for a fully associative cache

Set Associative Cache

- N-way set associative: N entries for each Cache Index
  - N direct mapped caches operates in parallel

- Example: Two-way set associative cache
  - Cache Index selects a “set” from the cache
  - The two tags in the set are compared to the input in parallel
  - Data is selected based on the tag result
**Disadvantage of Set Associative Cache**

- **N-way Set Associative Cache versus Direct Mapped Cache:**
  - N comparators vs. 1
  - Extra MUX delay for the data
  - Data comes AFTER Hit/Miss decision and set selection
- **In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:**
  - Possible to assume a hit and continue. Recover later if miss.

**A Summary on Sources of Cache Misses**

- **Compulsory** (cold start or process migration, first reference): first access to a block
  - “Cold” fact of life: not a whole lot you can do about it
  - Note: If you are going to run “billions” of instruction, Compulsory Misses are insignificant
- **Conflict** (collision):
  - Multiple memory locations mapped to the same cache location
  - Solution 1: increase cache size
  - Solution 2: increase associativity
- **Capacity**:
  - Cache cannot contain all blocks access by the program
  - Solution: increase cache size
- **Coherence** (Invalidation): other process (e.g., I/O) updates memory

**Source of Cache Misses Quiz**

Assume constant cost.

<table>
<thead>
<tr>
<th>Source of Cache Misses</th>
<th>Direct Mapped</th>
<th>N-way Set Associative</th>
<th>Fully Associative</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache Size:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Small, Medium, Big?</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Compulsory Miss:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Conflict Miss</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Capacity Miss</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coherence Miss</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Choices: Zero, Low, Medium, High, Same**

**Sources of Cache Misses Answer**

<table>
<thead>
<tr>
<th>Source of Cache Misses</th>
<th>Direct Mapped</th>
<th>N-way Set Associative</th>
<th>Fully Associative</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache Size</td>
<td>Big</td>
<td>Medium</td>
<td>Small</td>
</tr>
<tr>
<td>Compulsory Miss</td>
<td>Same</td>
<td>Same</td>
<td>Same</td>
</tr>
<tr>
<td>Conflict Miss</td>
<td>High</td>
<td>Medium</td>
<td>Zero</td>
</tr>
<tr>
<td>Capacity Miss</td>
<td>Low</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td>Coherence Miss</td>
<td>Same</td>
<td>Same</td>
<td>Same</td>
</tr>
</tbody>
</table>

Note:
If you are going to run “billions” of instruction, Compulsory Misses are insignificant.
Lab 6 breakdowns due by 5pm tonight!
Should be reading Chapter 7 of your book
Second midterm 2 in 2 weeks (Wed, November 17th)
  - Pipelining
    - Hazards, branches, forwarding, CPI calculations
    - (may include something on dynamic scheduling)
  - Memory Hierarchy
  - Possibly something on I/O (see where we get in lectures)
  - Possibly something on power (Broderson Lecture)
Computers in the news (last term): IBM breakthrough!
Tunneling Magnetic Junction RAM (TMJ-RAM)
  - Speed of SRAM, density of DRAM, non-volatile (no refresh)
  - New field called “Spintronics”: combination of quantum spin and electronics
  - Same technology used in high-density disk-drives

Structure of Tunneling Magnetic Junction

Recap: Four Questions for Caches and Memory Hierarchy

Q1: Where can a block be placed in the upper level? (Block placement)
Q2: How is a block found if it is in the upper level? (Block identification)
Q3: Which block should be replaced on a miss? (Block replacement)
Q4: What happens on a write? (Write strategy)
Q2: How is a block found if it is in the upper level?

- Direct indexing (using index and block offset), tag compares, or combination
- Increasing associativity shrinks index, expands tag

Q3: Which block should be replaced on a miss?

- Easy for Direct Mapped
- Set Associative or Fully Associative:
  - Random
  - LRU (Least Recently Used)

<table>
<thead>
<tr>
<th>Associativity</th>
<th>2-way</th>
<th>4-way</th>
<th>8-way</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>LRU</td>
<td>Random</td>
<td>LRU</td>
</tr>
<tr>
<td>16 KB</td>
<td>5.2%</td>
<td>5.7%</td>
<td>4.7%</td>
</tr>
<tr>
<td>64 KB</td>
<td>1.9%</td>
<td>2.0%</td>
<td>1.5%</td>
</tr>
<tr>
<td>256 KB</td>
<td>1.15%</td>
<td>1.17%</td>
<td>1.13%</td>
</tr>
</tbody>
</table>

Q4: What happens on a write?

- **Write through**—The information is written to both the block in the cache and to the block in the lower-level memory.
- **Write back**—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
  - is block clean or dirty?
- Pros and Cons of each?
  - WT: read misses cannot result in writes
  - WB: no writes of repeated writes
- WT always combined with write buffers so that don’t wait for lower level memory

Write Buffer for Write Through

- A Write Buffer is needed between the Cache and Memory
  - Processor: writes data into the cache and the write buffer
  - Memory controller: write contents of the buffer to memory
- Write buffer is just a FIFO:
  - Typical number of entries: 4
  - Works fine if: Store frequency (w.r.t. time) << 1 / DRAM write cycle
- Memory system designer’s nightmare:
  - Store frequency (w.r.t. time) > 1 / DRAM write cycle
  - Write buffer saturation
Write Buffer Saturation

- Store frequency (w.r.t. time) > 1 / DRAM write cycle
  - If this condition exists for a long period of time (CPU cycle time too quick and/or too many store instructions in a row):
    - Store buffer will overflow no matter how big you make it
    - The CPU Cycle Time <= DRAM Write Cycle Time

- Solution for write buffer saturation:
  - Use a write back cache
  - Install a second level (L2) cache: (does this always work?)

Impact of Memory Hierarchy on Algorithms

- Today CPU time is a function of (ops, cache misses) vs. just f(ops):
  What does this mean to Compilers, Data structures, Algorithms?


- Quicksort: fastest comparison based sorting algorithm when all keys fit in memory

- Radix sort: also called “linear time” sort because for keys of fixed length and fixed radix a constant number of passes over the data is sufficient independent of the number of keys

- For Alphastation 250, 32 byte blocks, direct mapped L2 2MB cache, 8 byte keys, from 4000 to 4000000

Write-miss Policy: Write Allocate versus Not Allocate

- Assume: a 16-bit write to memory location 0x0 and causes a miss
  - Do we read in the block?
    - Yes: Write Allocate
    - No: Write Not Allocate

Impact of Memory Hierarchy on Algorithms

- Today CPU time is a function of (ops, cache misses) vs. just f(ops):
  - What does this mean to Compilers, Data structures, Algorithms?


- Quicksort: fastest comparison based sorting algorithm when all keys fit in memory

- Radix sort: also called “linear time” sort because for keys of fixed length and fixed radix a constant number of passes over the data is sufficient independent of the number of keys

- For Alphastation 250, 32 byte blocks, direct mapped L2 2MB cache, 8 byte keys, from 4000 to 4000000
**Quicksort vs. Radix as vary number keys: Instrs & Time**

![Graph comparing Quicksort and Radix sort](image1)

**Job size in keys**

- **Instructions**
  - Quick (Instr/key)
  - Radix (Instr/key)
  - Quick (Clocks/key)
  - Radix (Clocks/key)

**Quicksort vs. Radix as vary number keys: Cache misses**

![Graph comparing Quicksort and Radix sort](image2)

**Job size in keys**

- **Cache misses**
  - Quick (miss/key)
  - Radix (miss/key)

**What is proper approach to fast algorithms?**

![Diagram of cache design and impact on cycle time](image3)

**How Do you Design a Cache?**

- **Set of Operations that must be supported**
  - read: data <= Mem[Physical Address]
  - write: Mem[Physical Address] <= Data

- **Determine the internal register transfers**

- **Design the Datapath**

- **Design the Cache Controller**

**Impact on Cycle Time**

- **Cache Hit Time:**
  - directly tied to clock rate
  - increases with cache size
  - increases with associativity

**Average Memory Access time**

\[ \text{Time} = \text{IC} \times \text{CT} \times (\text{ideal CPI} + \text{memory stalls}) \]
What happens on a Cache miss?
° For in-order pipeline, 2 options:
  • Freeze pipeline in Mem stage (popular early on: Sparc, R4000)
    IF ID EX Mem stall stall stall … stall Mem Wr
    IF ID EX stall stall stall … stall stall Ex Wr
  • Use Full/Empty bits in registers + MSHR queue
    - MSHR = “Miss Status/Handler Registers” (Kroft)
    Each entry in this queue keeps track of status of outstanding
    memory requests to one complete memory line.
      - Per cache-line: keep info about memory address.
      - For each word: register (if any) that is waiting for result.
      - Used to “merge” multiple requests to one memory line
    - New load creates MSHR entry and sets destination register to
      “Empty”. Load is “released” from pipeline.
    - Attempt to use register before result returns causes instruction
      to block in decode stage.
    - Limited “out-of-order” execution with respect to loads.
      Popular with in-order superscalar architectures.
° Out-of-order pipelines already have this functionality
  built in… (load queues, etc).

Improving Cache Performance: 3 general options

Time = IC x CT x (ideal CPI + memory stalls)

Average Memory Access time =
  Hit Time + (Miss Rate x Miss Penalty) =
  (Hit Rate x Hit Time) + (Miss Rate x Miss Time)

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. Reduce the time to hit in the cache.

3Cs Absolute Miss Rate (SPEC92)

Compulsory vanishingly small

miss rate 1-way associative cache size X
= miss rate 2-way associative cache size X/2

2:1 Cache Rule
3Cs Relative Miss Rate

1. Reduce Misses via Larger Block Size

2. Reduce Misses via Higher Associativity

Example: Avg. Memory Access Time vs. Miss Rate
3. Reducing Misses via a “Victim Cache”

- How to combine fast hit time of direct mapped yet still avoid conflict misses?
- Add buffer to place data discarded from cache
- Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache
- Used in Alpha, HP machines

4. Reducing Misses by Hardware Prefetching

- E.g., Instruction Prefetching
  - Alpha 21064 fetches 2 blocks on a miss
  - Extra block placed in “stream buffer”
  - On miss check stream buffer
- Works with data blocks too:
  - Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
  - Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 264KB, 4-way set associative caches
- Prefetching relies on having extra memory bandwidth that can be used without penalty

5. Reducing Misses by Software Prefetching Data

- Data Prefetch
  - Load data into register (HP PA-RISC loads)
  - Cache Prefetch: load into cache (MIPS IV, PowerPC, SPARC v. 9)
  - Special prefetching instructions cannot cause faults; a form of speculative execution

- Issuing Prefetch Instructions takes time
  - Is cost of prefetch issues < savings in reduced misses?
  - Higher superscalar reduces difficulty of issue bandwidth

6. Reducing Misses by Compiler Optimizations

- McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks in software
- Instructions
  - Reorder procedures in memory so as to reduce conflict misses
  - Profiling to look at conflicts (using tools they developed)
- Data
  - Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
  - Loop Interchange: change nesting of loops to access data in order stored in memory
  - Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
  - Blocking: Improve temporal locality by accessing “blocks” of data repeatedly vs. going down whole columns or rows
Review: Improving Cache Performance

1. Reduce the miss rate,

2. Reduce the miss penalty, or

3. Reduce the time to hit in the cache.

0. Reducing Penalty: Faster DRAM / Interface

- New DRAM Technologies
  - RAMBUS - same initial latency, but much higher bandwidth
  - Synchronous DRAM
  - TMJ-RAM from IBM??
  - Merged DRAM/Logic - IRAM project here at Berkeley
- Better BUS interfaces
- CRAY Technique: only use SRAM

1. Reducing Penalty: Read Priority over Write on Miss

- Write through with write buffers offer RAW conflicts with main memory reads on cache misses
- If simply wait for write buffer to empty, might increase read miss penalty (old MiPS 1000 by 50%)
- Check write buffer contents before read; if no conflicts, let the memory access continue
- Write Back?
  - Read miss replacing dirty block
  - Normal: Write dirty block to memory, and then do the read
  - Instead copy the dirty block to a write buffer, then do the read, and then do the write
  - CPU stall less since restarts as soon as do read

2. Reduce Penalty: Early Restart and Critical Word First

- Don’t wait for full block to be loaded before restarting CPU
  - Early restart—As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  - Critical Word First—Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the block. Also called wrapped fetch and requested word first
- Generally useful only in large blocks,
  - Spatial locality a problem; tend to want next sequential word, so not clear if benefit by early restart
3. Reduce Penalty: Non-blocking Caches

- **Non-blocking cache** or **lockup-free cache** allow data cache to continue to supply cache hits during a miss
  - requires F/E bits on registers or out-of-order execution
  - requires multi-bank memories
- "hit under miss" reduces the effective miss penalty by working during miss vs. ignoring CPU requests
- "hit under multiple miss" or "miss under miss" may further lower the effective miss penalty by overlapping multiple misses
  - Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
  - Requires multiple memory banks (otherwise cannot support)
  - Pentium Pro allows 4 outstanding memory misses

4. Reduce Penalty: Second-Level Cache

- **L2 Equations**

\[
\text{AMAT} = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times \text{Miss Penalty}_{L1}
\]

\[
\text{Miss Penalty}_{L1} = \text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2}
\]

\[
\text{AMAT} = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times (\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2})
\]

- **Definitions**:
  - **Local miss rate**—misses in this cache divided by the total number of memory accesses to this cache (Miss rate_{L2})
  - **Global miss rate**—misses in this cache divided by the total number of memory accesses generated by the CPU (Miss Rate_{L1} x Miss Rate_{L2})
  - Global Miss Rate is what matters

Reducing Misses: which apply to L2 Cache?

- **Reducing Miss Rate**
  1. Reduce Misses via Larger Block Size
  2. Reduce Conflict Misses via Higher Associativity
  3. Reducing Conflict Misses via Victim Cache
  4. Reducing Misses by HW Prefetching Instr, Data
  5. Reducing Misses by SW Prefetching Data
  6. Reducing Capacity/Conf. Misses by Compiler Optimizations
L2 cache block size & A.M.A.T.

Relative CPU Time

<table>
<thead>
<tr>
<th>Block Size</th>
<th>16</th>
<th>32</th>
<th>64</th>
<th>128</th>
<th>256</th>
<th>512</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.36</td>
<td>1.28</td>
<td>1.27</td>
<td>1.34</td>
<td>1.54</td>
<td>1.95</td>
<td></td>
</tr>
</tbody>
</table>

° 32KB L1, 8 byte path to memory

Reducing Miss Penalty Summary

° Five techniques
  - Faster Main Memory
  - Read priority over write on miss
  - Early Restart and Critical Word First on miss
  - Non-blocking Caches (Hit under Miss, Miss under Miss)
  - Second Level Cache

° Can be applied recursively to Multilevel Caches
  - Danger is that time to DRAM will grow with multiple levels in between
  - First attempts at L2 caches can make things worse, since increased worst case is worse

Recall: Levels of the Memory Hierarchy

Basic Issues in Virtual Memory System Design

- size of information blocks that are transferred from secondary to main storage (M)
- block of information brought into M, and M is full, then some region of M must be released to make room for the new block --> replacement policy
- which region of M is to hold the new block --> placement policy
- missing item fetched from secondary memory only on the occurrence of a fault --> demand load policy

Paging Organization

virtual and physical address space partitioned into blocks of equal size page frames
Address Map

V = \{0, 1, \ldots, n - 1\}  virtual address space
M = \{0, 1, \ldots, m - 1\}  physical address space

n > m

MAP:  V \rightarrow M  (\emptyset)  address mapping function

MAP(a) = a'  if data at virtual address a is present in physical address a' and a' in M
= \emptyset  if data at virtual address a is not present in M

Virtual Address and a Cache

It takes an extra memory access to translate VA to PA

This makes cache access very expensive, and this is the "innermost loop" that you want to go as fast as possible

ASIDE: Why access cache with PA at all? VA caches have a problem!

synonym / alias problem: two different virtual addresses map to same physical address => two different cache entries holding data for the same physical address!

for update: must update all cache entries with same physical address or memory becomes inconsistent

determining this requires significant hardware, essentially an associative lookup on the physical address tags to see if you have multiple hits; or

software enforced alias boundary: same lsb of VA &PA = cache size

Virtually Addressed Cache

Only require address translation on cache miss!

synonym problem: two different virtual addresses map to same physical address => two different cache entries holding data for the same physical address!

nightmare for update: must update all cache entries with same physical address or memory becomes inconsistent

determining this requires significant hardware, essentially an associative lookup on the physical address tags to see if you have multiple hits.
(usually disallowed by fiat)
Reducing Translation Time

Machines with TLBs go one step further to reduce # cycles/cache access

They overlap the cache access with the TLB access

Works because high order bits of the VA are used to look in the TLB
while low order bits are used as index into cache

Making address translation practical: TLB

° Virtual memory => memory acts like a cache for the disk
° Page table maps virtual page numbers to physical frames
° Translation Look-aside Buffer (TLB) is a cache of recent translations

TLBs

A way to speed up translation is to use a special cache of recently used page table entries -- this has many names, but the most frequently used is Translation Lookaside Buffer or TLB

<table>
<thead>
<tr>
<th>Virtual Address</th>
<th>Physical Address</th>
<th>Dirty</th>
<th>Ref</th>
<th>Valid</th>
<th>Access</th>
</tr>
</thead>
</table>

TLB access time comparable to cache access time (much less than main memory access time)

R3000 TLB & CP0 (MMU)

<table>
<thead>
<tr>
<th>VPN</th>
<th>ASID</th>
<th>PFN</th>
<th>MD</th>
<th>VG</th>
</tr>
</thead>
</table>

loaded when VA presented for translation

<table>
<thead>
<tr>
<th>Index</th>
<th>random</th>
</tr>
</thead>
<tbody>
<tr>
<td>global (ignore ASID)</td>
<td>valid, dirty, non-cacheable</td>
</tr>
</tbody>
</table>

“Safe” entries

Index of probe and fail flag
Random index for replacement
Optimal Page Size

° Minimize wasted storage
  — small page minimizes internal fragmentation
  — small page increase size of page table
° Minimize transfer time
  — large pages (multiple disk sectors) amortize access cost
  — sometimes transfer unnecessary info
  — sometimes prefetch useful data
  — sometimes discards useless data early
General trend toward larger pages because
  — big cheap RAM
  — increasing mem / disk performance gap
  — larger address spaces

Problems With Overlapped TLB Access

Overlapped access only works as long as the address bits used to
index into the cache do not change as the result of VA translation
This usually limits things to small caches, large page sizes, or high
n-way set associative caches if you want a large cache
Example: suppose everything the same except that the cache is
increased to 8K bytes instead of 4K:

```
  11  2
  cache index 00
  20  12
  virt page # disp
```

This bit is changed by VA translation, but is needed for cache lookup

Solutions:
go to 8K byte page sizes;  
go to 2 way set associative cache;  or

Page Fault: What happens when you miss?
° Not talking about TLB miss
  • TLB is HWs attempt to make page table lookup fast (on average)
° Page fault means that page is not resident in memory
° Hardware must detect situation
° Hardware cannot remedy the situation
° Therefore, hardware must trap to the operating system so that it can remedy the situation
  • pick a page to discard (possibly writing it to disk)
  • load the page in from disk
  • update the page table
  • resume to program so HW will retry and succeed!
° What is in the page fault handler?
  • see CS162
° What can HW do to help it do a good job?
Page Replacement: Not Recently Used (1-bit LRU, Clock)

Associated with each page is a reference flag such that:
ref flag = 1 if the page has been referenced in recent past
= 0 otherwise

-- if replacement is necessary, choose any page frame such that its reference bit is 0. This is a page that has not been referenced in the recent past

page table entry

dirty/used | page table entry
--------- | --------------
1 0        | page fault handler:
lrpt       | last replaced pointer (lrp)
1 0        | if replacement is to take place, advance lrpt to next entry (mod table size) until one with a 0 bit is found; this is the target for replacement; As a side effect, all examined PTE's have their reference bits set to zero.
0 0        | Or search for the a page that is both not recently referenced AND NOT dirty.
0 0

Architecture part: support dirty and used bits in the page table
=> may need to update PTE on any instruction fetch, load, store
How does TLB affect this design problem? Software TLB miss?

Large Address Spaces

Two-level Page Tables

32-bit address:

<table>
<thead>
<tr>
<th>10</th>
<th>10</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 index</td>
<td>P2 index</td>
<td>page offset</td>
</tr>
</tbody>
</table>

1K PTEs

4 bytes

4 bytes

- 2 GB virtual address space
- 4 MB of PTE2
- 4 KB of PTE1

What about a 48-64 bit address space?

Inverted Page Tables

IBM System 38 (AS400) implements 64-bit addresses.
48 bits translated
start of object contains a 12-bit tag

Virtual Page = hash Virtual Page = P. Frame

=> TLBs or virtually addressed caches are critical

Survey

° R4000
- 32 bit virtual, 36 bit physical
- variable page size (4KB to 16 MB)
- 48 entries mapping page pairs (128 bit)

° MPC601 (32 bit implementation of 64 bit PowerPC arch)
- 52 bit virtual, 32 bit physical, 16 segment registers
- 4KB page, 256MB segment
- 4 entry instruction TLB
- 256 entry, 2-way TLB (and variable sized block xlate)
- overlapped lookup into 8-way 32KB L1 cache
- hardware table search through hashed page tables

° Alpha 21064
- arch is 64 bit virtual, implementation subset: 43, 47,51,55 bit
- 8,16,32, or 64KB pages (3 level page table)
- 12 entry ITLB, 32 entry DTLB
- 43 bit virtual, 28 bit physical octword address
**Why virtual memory?**

- **Generality**
  - ability to run programs larger than size of physical memory

- **Storage management**
  - allocation/deallocation of variable sized blocks is costly and leads to (external) fragmentation

- **Protection**
  - regions of the address space can be R/O, Ex, . . .

- **Flexibility**
  - portions of a program can be placed anywhere, without relocation

- **Storage efficiency**
  - retain only most important portions of the program in memory

- **Concurrent I/O**
  - execute other processes while loading/dumping page

- **Expandability**
  - can leave room in virtual address space for objects to grow.

- **Performance**
  - Observe: impact of multi-programming, impact of higher level languages

---

**Summary #1 / 4:**

- **The Principle of Locality:**
  - Program likely to access a relatively small portion of the address space at any instant of time.
    - **Temporal Locality:** Locality in Time
    - **Spatial Locality:** Locality in Space

- **Three (+1) Major Categories of Cache Misses:**
  - **Compulsory Misses:** sad facts of life. Example: cold start misses.
  - **Conflict Misses:** increase cache size and/or associativity.
    - Nightmare Scenario: ping pong effect!
  - **Capacity Misses:** increase cache size
  - **Coherence Misses:** Caused by external processors or I/O devices

- **Cache Design Space**
  - total size, block size, associativity
  - replacement policy
  - write-hit policy (write-through, write-back)
  - write-miss policy

---

**Summary #2 / 4: The Cache Design Space**

- **Several interacting dimensions**
  - cache size
  - block size
  - associativity
  - replacement policy
  - write-through vs write-back
  - write allocation

- **The optimal choice is a compromise**
  - depends on access characteristics
    - workload
    - use (I-cache, D-cache, TLB)
  - depends on technology / cost

- **Simplicity often wins**

---

**Summary #3 / 4: Cache Miss Optimization**

- **Lots of techniques people use to improve the miss rate of caches:**

<table>
<thead>
<tr>
<th>Technique</th>
<th>MR</th>
<th>MP</th>
<th>HT</th>
<th>Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Larger Block Size</td>
<td>+</td>
<td>-</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Higher Associativity</td>
<td></td>
<td>+</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Victim Caches</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Pseudo-Associative Caches</td>
<td>+</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>HW Prefetching of Instr/Data</td>
<td>+</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Compiler Controlled Prefetching</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Compiler Reduce Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>
Summary #4 / 4 : TLB, Virtual Memory

- Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions: 1) Where can block be placed? 2) How is block found? 3) What block is replaced on miss? 4) How are writes handled?

- Page tables map virtual address to physical address

- TLBs are important for fast translation

- TLB misses are significant in processor performance: (funny times, as most systems can’t access all of 2nd level cache without TLB misses!)