# Logic Synthesis with VHDL Combinational Logic

Bob Reese Electrical Engineering Department Mississippi State University

# Logic Synthesis

- ⇒ Use of Logic Synthesis has become common industrial practice. The advantages are many:
  - $\rightarrow \text{Technology portability}$
  - $\rightarrow \text{Design Documentation}$
  - → Constraint Driven Synthesis
- ⇒ Two major languages are Verilog and VHDL. This tutorial will conver logic synthesis via VHDL.
- ⇒ We will split the tutorials into three parts:
  - → Introduction to VHDL via combinational synthesis examples
  - → Sequential synthesis examples (registers, finite state machines)
  - → System examples (combined datapath and control)

#### **Tutorial Caveats**

- ⇒ Tutorial examples have been made as simple and portable as possible.
  - → Will stay away from topics such as parameterization which may involve vendor-dependent features.
  - → Will also stay away from coding styles which involve type conversion as this tends to add extra complications.
- ⇒ Examples have been tested with the Synopsys and Viewlogic synthesis tools; most of the synthesized schematics shown in the slides are from the Viewlogic synthesis tool. Some of the more complex examples are only compatible with the Synopsys environment
- ⇒ In these tutorials, the suggested styles for writing synthesizable VHDL models come from my own experience in teaching an ASIC design course for Senior/Graduate EE students.
- ⇒ Coverage of VHDL packages will be light; the *block structural* statements and VHDL configurations are skipped. Generics are not mentioned until late in the tutorial since support from a synthesis point of view is vendor dependent.
- ⇒ This tutorial is no substitute for a good, detailed VHDL textbook or the language reference manual. Get one or both!!!

#### VHDL Synthesis Subset

- ⇒ The VHDL language has a reputation for being very complex that reputation is well deserved!
- ⇒ Fortunately, the subset of VHDL which can be used for synthesis is SMALL - very easy to learn.
- ⇒ Primary VHDL constructs we will use for synthesis:
  - → signal assignment nextstate <= HIGHWAY GREEN
  - → comparisons
    - = (equal), /= (not equal),
    - > (greater than), < (less than)
    - <= ( less than or equal), >= (greater than or equal)
  - → logical operators

(and, xor, or, nand, nor, xnor, not)

→ 'if' statement

```
if ( presentstate = CHECK CAR ) then ....
end if | elsif ....
```

- → 'for' statement (used for looping in creating arrays of elements)
- $\rightarrow$  Other constructs are 'when else', 'case', 'wait '. Also ":=" for variable assignment.

Electrical & Computer Engineering Mississippi State University

### General Comments on VHDL Syntax

- ⇒ Most syntax details will be introduced on an 'as-needed' basis.
  - → The full syntax of a statement type including all of its various options will often NOT be presented; instead, these will be introduced via examples as the tutorial progresses.
  - →There are many language details which will be glossed over or simply skipped for the sake of brevity.

#### ⇒ Generalities:

- → VHDL is not case sensitive.
- → The semicolon is used to indicate termination of a statement.
- → Two dashes ('—') are used to indicate the start of a comment.
- → Identifiers must begin with a letter, subsequent characters must be alphanumeric or '\_' (underscore).
- → VHDL is a strongly typed language. There is very little automatic type conversion; most operations have to operate on common types. Operator overloading is supported in which a function or procedure can be defined differently for different argument lists.

# Combinational Logic Examples

Mississippi State University

- ⇒ We will go through some combinational examples to introduce you to the synthesizable subset of VHDL. Usually, we will demonstrate multiple methods of implementing the same design.
- ⇒ Examples are:
  - $\rightarrow$  2 to 1 Mux

Electrical & Computer Engineering

- → 8-level priority circuit
- → 3 to 8 Decoder
- → Synthesis boundary conditions
- → Ripple–carry adder

Bob Reese 5/95 CombSyn-5 CombSyn-5 Combinational Synthesis with VHDL Bob Reese 5/95 CombSyn-6 Combinational Synthesis with VHDL

## **Model Template**

## 2-to-1 MUX — Using when else

```
library IEEE;
use IEEE.std_logic_1164.all;
— vhdl model for 2 to 1 mux, 8-bits wide
entity mux2to1 is
port
 signal s:
                    in std_logic;
                        std_logic_vector(7 downto 0);
 signal zero,one: in
 signal y:
                  out std_logic_vector(7 downto 0)
end mux2to1;
architecture behavior of mux2to1 is
begin
                                             mux2to1
 y \le one when (s = '1') else zero;
end behavior;
```

Bob Reese 5/95 CombSyn-7 Combinational Synthesis with VHDL Bob Reese 5/95 CombSyn-8 Combinational Synthesis with VHDL

#### Standard Logic 1164

library *IEEE*; use *IEEE.std\_logic\_1164*.all;

- ⇒ The LIBRARY statement is used to reference a group of previously defined VHDL design units (other entities or groups procedures/functions known as 'packages'.
- ⇒ The USE statement specifies what entities or packages to use out of this library; in this case 'USE IEEE.std\_logic\_1164.all' imports all procedures/functions in the *std\_logic\_1164* package.
- ⇒ The *std\_logic\_1164* package defines a multi–valued logic system which will be used as the data types for the signals defined in our examples.
  - → The VHDL language definition had a built–in bit type which only supported two values, '1' and '0' which was insufficient for modeling and synthesis applications.
  - → The 1164 standard defines a 9-valued logic system; only 4 of these have meaning for synthesis:
    - '1', '0', 'Z' (high impedance), '-' (don't care).
- ⇒ The 1164 single bit type *std\_logic* and vector type *std\_logic\_vector* (for busses) will be used for all signal types in the tutorial examples.

### 2/1 MUX Entity Declaration

```
entity mux2to1 is
port
(
signal s: in std_logic;
signal zero,one: in std_logic_vector(7 downto 0);
signal y: out std_logic_vector(7 downto 0)
);
end mux2to1;
```

- ⇒ The *entity* declaration defines the external interface for the model.
- ⇒ The port list defines the external signals. The signal definition consists of the signal name, mode, and type.
  - → For synthesis purposes (and for this tutorial), the mode can be either *in*, *out* or *inout*.
- ⇒ In this tutorial, the signal types will be either *std\_logic* (single bit) or *std\_logic\_vector* (busses).
- ⇒ The array specification on the *std\_logic\_vector* type defines the width of signal:

```
std_logic_vector (7 downto 0) (descending range)
std_logic_vector (0 to 7) (ascending range)
```

Both of these are 8-bit wide signals. The descending/ascending range declaration will affect assignment statements such as:

```
y <= "11110000";
```

For descending rage, y(7) is '1'; for ascending range y(0) is '1'.

Bob Reese 5/95 CombSyn-9

Combinational Synthesis with VHDL

Bob Reese 5/95

 $CombSyn{-}10$ 

#### 2/1 MUX Architecture Declaration

architecture *behavior* of *mux2to1* is begin

 $y \le one$  when (s = '1') else zero;


end behavior;

- ⇒ The architecture block specifies the model functionality.
  - → The architecture name is user-defined. Multiple architectures can be defined for the same entity. VHDL configurations can be used to specify which architecture to use for a particular entity.
  - ightarrow This tutorial will only use one architecture per entity and it will always be called *behavior* .
- $\Rightarrow$  The 'when ... else' statement is a conditional signal assignment statement. 'When ... else' statements can be chained such as:

signal\_name <= value1 when condition1 else
 value2 when condition2 else,</pre>

..... value N when conditionN else default\_value;

⇒ The 'when ... else' statement is a particular type of statement known as a *concurrent* statement as opposed to a *sequential* statement. The differences between *concurrent* and *sequential* statements will be discussed in more detail later.



end behavior:

#### 2/1 MUX Architecture Using Booleans

```
architecture behavior of mux2to1 is signal temp: std_logic_vector(7 downto 0); begin temp <= (s, s, s, s, others => s); y <= (temp and one) or (not temp and zero);
```

- ⇒ Boolean operators are used in an assignment statement to generate the mux operation.
- ⇒ The *s* signal cannot be used in a boolean operation with the *one* or *zero* signals because of type mismatch (*s* is a std\_logic type, *one/zero* are std\_logic\_vector types)
  - → An internal signal of type std\_logic\_vector called *temp* is declared. Note that there is no mode declaration for internal signals. The *temp* signal will be used in the boolean operation against the *zero/one* signals.
- ⇒ Every bit of *temp* is to be set equal to the *s* signal value. An array assignment will be used; this can take several forms: temp <= (others => s); 'others' keyword gives default value temp <= (s, s, s, s, s, s, s, s); positional assignment, 7 downto 0 temp <= (4=>s, 7=>s, 2=>s, 5=>s, 3=>s, 1=>s, 6=>s, 0=>s); named assignment or combinations of the above.

#### 2/1 MUX Architecture Using a Process

```
begin

comb: process (s, zero, one)
begin

y <= zero;
if (s = '1') then

y <= one;
end if;
end process comb;
end behavior;
```

architecture behavior of mux2to1 8 is

- ⇒ This architecture uses a *process* block to describe the mux operation.
  - ightarrow The process block itself is considered a single concurrent statement.
  - ightarrow Only sequential VHDL statements are allowed within a process block.
  - → Signal assignments are assumed to occur sequentially so that an assignment can supercede a previous assignment to the same signal.
  - $\rightarrow$  'if ... else', 'case', 'for ... loop' are sequential statements.
- ⇒ The list of signals after the process block is called the *sensitivity* list; an event on any of these signals will cause the process block to be evaluated during model simulation.

Bob Reese 5/95

CombSyn-14

- vhdl model for 8 level priority circuit


end if:

end process;

end behavior;

## 8-level Priority Encoder

```
— IO Interface Declaration
entity priority is
port (
 signal y1, y2, y3, y4, y5, y6, y7: in std_logic;
                                                            priority
 signal vec: out std_logic_vector(2 downto 0)
end priority;
— Architecture body
                                                                  vec
architecture behavior of priority is
begin
 process (y1,y2,y3,y4,y5,y6,y7)
 begin
         if (y7 = '1') then vec <= "111";
         elsif (y6 = '1') then vec <= "110";
         elsif (y5 = '1') then vec <= "101";
         elsif (y4 = '1') then vec <= "100";
         elsif (y3 = '1') then vec \leq "011";
         elsif (y2 = '1') then vec \leq "010";
         elsif (y1 = '1') then vec \le "001";
         else vec <= B"000";
```



Bob Reese 5/95 CombSyn-15 Combinational Synthesis with VHDL

Uses 'elsif' construct for logic

Bob Reese 5/95 CombSyn-16 Combinational Synthesis with VHDL

- ⇒ In a process, the ordering of sequential statements which affect a common output define the priority of those assignments.
  - → By using normal 'if' statements and reversing the order of the assignments we achieve the same results as with the chained 'elsif' statements.

```
— Architecture body
architecture behavior of priority is
begin
 process (y1,y2,y3,y4,y5,y6,y7)
 begin
         vec <= "000";
         if (y1 = '1') then vec <= "001"; end if;
         if (y2 = '1') then vec <= "010"; end if;
         if (y3 = '1') then vec <= "011"; end if;
         if (y4 = '1') then vec \leq "100"; end if;
         if (y5 = '1') then vec \leq "101"; end if;
         if (y6 = '1') then vec <= "110"; end if;
         if (y7 = '1') then vec \le "111"; end if;
 end process;
                            Since 'y7' is tested last it will have highest
end behavior:
                             priority.
```

#### 3 to 8 Decoder Example

```
entity dec3to8 is port (
 signal sel: in std logic vector(2 downto 0); — selector
 signal en: in std logic;
                                              --- enable
 signal y: out std logic vector(7 downto 0) — outputs are low true
); end dec3to8;
architecture behavior of dec3to8 is
begin
 process (sel,en)
 begin
                             'case' statement used for
                             implementation
  y <= "11111111";
  if (en = '1') then
        case sel is
                 when "000" => y(0) \le 0;
                 when "001" => y(1) <= '0';
                 when "010" => y(2) <= '0';
                 when "011" \Rightarrow y(3) <= '0';
                 when "100" => y(4) <= '0';
                 when "101" => y(5) <= '0';
                 when "110" \Rightarrow y(6) <= '0';
                 when "111" \Rightarrow y(7) \leq '0';
    end case;
  end if;
 end process;
end behavior:
```

# SEL2 SEL0 SEL1 dec3to8 WIR:dec3to8 SCH:dec3to8 6 Jan 94 SHEET 1 OF 1

#### A Common Error

- ⇒ When using processes, a common error is to forget to assign an output a default value. ALL outputs should have DEFAULT values!!!!
  - → If there is a logical path in the model such that an output is not assigned any value then the synthesizer will assume that the output must retain its current value and a latch will be generated.
- ⇒ Example: In *dec3to8.vhd* do not assign 'y' the default value of B"11111111". If *en* is 0, then 'y' will not be assigned a value!

```
process (sel,en)

begin

y \le "111111111";

if (en = '1') then

.........
```

⇒ In the new synthesized logic, all 'y' outputs are latched!


Bob Reese 5/95 CombSyn-19 Combinational Synthesis with VHDL

Bob Reese 5/95

CombSyn-20

## Alternative 3-to-8 Decoder

```
- vhdl model for the 3 to 8 decoder
- uses conditional signal assignments
- which are concurrent statements
entity dec3to8_alt is
port (
 signal sel: in std_logic_vector(2 downto 0); — selector
 signal en: in std_logic;
                                          — enable
signal y: out std_logic_vector(7 downto 0) — outputs are low true
                                                        Conditional signal
end dec3to8_alt;
                                                        assignment used
architecture behavior of dec3to8_alt is
                                                        for each output bit.
begin
y(0) \le 0 when (en = '1' and sel = "000") else '1';
y(1) \le 0' when (en = '1' and sel = "001") else '1';
y(2) \le 0 when (en = '1' and sel = "010") else '1';
y(3) \le 0' when (en = '1' and sel = "011") else '1';
y(4) \le '0' when (en = '1' and sel = "100") else '1';
y(5) \le 0' when (en = '1' and sel = "101") else '1';
y(6) \le '0' when (en = '1' and sel = "110") else '1';
y(7) \le 0 when (en = '1' and sel = "111") else '1';
end behavior;
```



Bob Reese 5/95

CombSyn-21

Combinational Synthesis with VHDL

Bob Reese 5/95

CombSyn-22

#### Generic Decoder

⇒ Shown below is an architecture block for a generic decoder:

```
architecture behavior of generic_decoder is
begin
process (sel, en)
begin
  y <= (others => '1');
  for i in y'range loop
   if (en = '1' and bvtoi(To_Bitvector(sel)) = i) then
      y(i) <= '0';
   end if;
  end loop;
end process;
end behavior:</pre>
```

- $\Rightarrow$  This architecture block can be used for any binary decoder ( 2 to 4, 3 to 8, 4 to 16, etc).
- $\Rightarrow$  The 'for ... loop' construct is used to repeat a sequence of statements.
  - → The *y'range* is the range of values for loop variable 'i'. The 'range attribute of the signal 'y' is defined as the array range of the signal. In this case, 'i' will vary from 7 to 0 if the array range of 'y' was defined as "7 downto 0".
  - → Other attributes useful for synthesis are: 'LEFT, 'RIGHT (left, right array indices); 'HIGH, 'LOW (max, min array indices); 'EVENT (boolean which is true if event occurred on signal).

#### Generic Decoder (cont.)

```
for i in y'range loop
if (en = '1' and bvtoi(To\_Bitvector(sel)) = i) then
y(i) <= '0';
end if;
```

- ⇒ In order to compare loop variable *i* with the value of *sel*, a type conversion must be done on *sel* to convert from std\_logic\_vector to integer.
  - → The Standard Logic 1164 package defines a conversion from std\_logic\_vector to bit\_vector (bit\_vector is a primitive VHDL type).
- ⇒ Unfortunately, the VHDL language standard does not define type conversions between bit\_vector and integer; these conversion functions are vendor dependent.
  - → 'bvtoi' is the Synopsys bit\_vector to integer conversion function; 'vlb2int' is the Viewlogic equivalent; the Cypress WARP equivalent is 'bv2i'.

Bob Reese 5/95 CombSyn-23

Combinational Synthesis with VHDL

Mississippi State University

Bob Reese 5/95

CombSyn-24

### Synthesis Boundary Conditions

#### What happens when:

```
Two outputs are reduced to the same logic equation?
```

An output is is reduced to '0', '1' or to a primary input?

```
— synthesis 'boundary' conditions..
entity boundtest is
port (
    signal a,b,c: in std_logic;
    signal w, x, y, z_low, z_high: out std_logic
); end boundtest;
architecture behavior of boundtest is
begin
```

- x and y reduce to the same logic equation
- the w output should be just a wire from c...
- the z\_low output will be '0', the z\_high will be '1'

 $x \le a \text{ or } b$ ;

 $y \le a$  or ( (b and not c) or (b and c));

 $w \le (c \text{ and } b) \text{ or } (c \text{ and not } b);$ 

z\_low <= b and not b;

 $z_high \le b \text{ or not } b;$ 

end behavior;

boundtest


Bob Reese 5/95 CombSyn-25 Combinational Synthesis with VHDL

Bob Reese 5/95

CombSyn-26

## Ripple Carry Adder

```
Library IEEE;
use IEEE.std_logic_1164.all;
entity adder4 is port (
signal a,b: in std_logic_vector (3 downto 0);
signal cin: in std_logic;
                                                    Explicit CarryIn
signal sum: out std_logic_vector(3 downto 0);
                                                    and CarryOut
signal cout: out std_logic
);
end adder4;
architecture behavior of adder4 is
signal c: std_logic_vector(4 downto 0);
begin
  process (a,b,cin,c)
                                          Temporary signal
  begin
                                         to hold internal
        c(0) \le cin;
                                          carries.
        for i in 0 to 3 loop
                 sum(i) \le a(i) xor b(i) xor c(i);
                 c(i+1) \le (a(i) \text{ and } b(i)) \text{ or }
                         (c(i) and (a(i) or b(i)));
        end loop;
        cout <= c(4);
                                     Use Looping construct to
                                     create logic for ripple carry
  end process;
                                     adder.
end behavior;
```



Bob Reese 5/95 CombSyn-27 Combinational Synthesis with VHDL Bob Reese 5/95 CombSyn-28 Combinational Synthesis with VHDL

Electrical & Computer Engineering Mississippi State University Electrical & Computer Engineering

### Ripple Carry Adder Comments

- ⇒ The Standard Logic 1164 package does not define arithmetic operators for the std\_logic type.
- ⇒ Most vendors supply some sort of arithmetic package for 1164 data types.
  - → Some vendors also support synthesis using the '+' operation between two *std\_logic* signal types (Synopsis). Others provide an explicit function call (Viewlogic).
  - → For code portability, it is best to avoid use of vendor–specific arithmetic functions.

### Summary

Mississippi State University

- ⇒ Logic synthesis offers the following advantages:
  - → Faster design time, easier to modify
  - → The synthesis code documents the design in a more readable manner than schematics.
  - → Different optimization choices (area or speed)
- ⇒ Several combinational VHDL examples were examined.
  - → Both concurrent and sequential statements can be used to specify combination logic – which you use is up to individual preference.

Bob Reese 5/95 CombSyn-29 Combinational Synthesis with VHDL Bob Reese 5/95 CombSyn-30 Combinational Synthesis with VHDL


# Logic Synthesis with VHDL Sequential Circuits

Bob Reese Electrical Engineering Department Mississippi State University Electrical & Computer Engineering

#### Mississippi State University

#### **Sequential Circuits**

⇒ Logic which contains both combinational logic and storage elements form sequential circuits. All sequential circuits can be divided into a combinational block and a storage element block.



Single Phase Sequential System

- ⇒ The above diagram shows a single-phase sequential system. In a single-phase system the storage elements are edge–triggered devices (flip-flops).
  - → Moore—type outputs are a combinatorial function of PresentState signals.
  - → *Moore*—type outputs are a combinatorial function of both PresentState and external input signals.
- ⇒ Multiple-phase design is also supported since latches can be synthesized as the storage elements.

Bob Reese 5/95 SeqSyn-2 Sequential Circuits

Sequential Circuits

#### Sequential Template

```
library declarations
entity model_name is
port
        list of inputs and outputs
);
end model name;
architecture behavior of model name is
internal signal declarations
begin
        — the state process defines the storage elements
        state: process ( sensitivity list — clock, reset, next_state inputs)
        begin
                vhdl statements for state elements
        end process state;
        — the comb process defines the combinational logic
        comb: process ( sensitivity list — usually includes all inputs)
        begin
                vhdl statements which specify combinational logic
        end process comb;
end behavior;
```

SeqSyn-3

## 8-bit Loadable Register with Asynchronous clear


```
library ieee;
use ieee.std_logic_1164.all;
entity reg8bit is port (
 signal clk, reset, load:
                                  in std_logic;
 signal din:
                                  in std_logic_vector(7 downto 0);
 signal dout:
                                  out std_(7 downto 0)
end reg8bit;
architecture behavior of reg8bit is
signal n_state,p_state : std_logic_vector(7 downto 0);
begin
dout <= p_state;</pre>
comb: process(p_state,load,din)
begin
 n_state <=p_state;
 if (load='1') then n_state <= din; end if;
end process comb;
state: process(clk, reset)
begin
if (reset = '0') then p_state <= (others => '0');
elsif (clk'event and clk = '1') then
 p_state <= n_state;
end if;
end process state;
end behavior;
```

Bob Reese 5/95 Sequential Circuits SeqSyn-4

#### reg8bit State Process

```
state: process(clk, reset)
begin
if (reset = '0') then p_state <= (others => '0');
elsif (clk'event and clk = '1') then
    p_state <= n_state;
end if;
end process state;</pre>
```

- ⇒ The *state* process defines a storage element which is 8–bits wide, rising edge triggered, and had a low true asynchronous reset.
  - $\rightarrow$  The output of this process is the *p\_state* signal.
  - → Note that the *reset* input has precedence over the clock in order to define the asynchronous operation.
  - $\rightarrow$  The 'event attribute is used to detect a change in the clock signal; comparing the current clock value against '1' implies that  $p\_state$  gets the  $n\_state$  value on a 0 to 1 transition (rising edge).
  - → The state holding action of the process arises from the fact that p\_state is not assigned a value is reset is not asserted and a rising clock edge does not occur.




#### wait Statement

⇒ An alternative method of specifying the storage elements is shown below:

```
state: process
begin
wait until ((clk'event and clk = '1') or (reset = '0'));
if (reset = '0') then p_state <= (others => '0');
else
    p_state <= n_state;
end if;
end process state;</pre>
```

- ⇒ The *wait* statement is a sequential statement.
- ⇒ The *wait* statement causes a suspension of a process or procedure until the condition clause is satisfied.
- ⇒ The signals used in the condition clause form an implicit sensitivity list for the *wait* statement.
  - → Can use 'wait on sig1, sig2, ..sigN until condition\_clause' to explicitly specify the sensitivity list.
  - → Note that the process has no sensitivity list.
- $\Rightarrow$  'if' statements used with processes generally give more flexibility and control than 'wait' statements .

#### Finite State Machine Example




Bob Reese 5/95 SeqSyn-7 Sequential Circuits

Bob Reese 5/95 SeqSyn-8 Sequential Circuits

Electrical & Computer Engineering Mississippi State University

### Traffic Light Controller Block Diagram



Bob Reese 5/95 SeqSyn-9 Sequential Circuits

#### Electrical & Computer Engineering Mississippi State University

## VHDL For Traffic Light FSM Control

```
library ieee;
use ieee.std_logic_1164.all;
— vhdl model for the Traffic Light Control, sync reset, encoded states
entity tlc_enc is port(
 signal reset, car, timer, clk: in std_logic;
 signal stateout: out std_logic_vector(2 downto 0);
 signal highway_light, farm_light: out std_logic_vector(1 downto 0);
 signal start_short_timer, start_long_timer: out std_logic );
end tlc_enc;
                                                      State assignments
architecture behavior of tlc enc is
constant HGC: std_logic_vector(2 downto 0) :=
                                                         "000";
constant HY: std_logic_vector(2 downto 0) :=
                                                         "001";
constant FG: std_logic_vector(2 downto 0) :=
                                                         "010";
constant FY: std_logic_vector(2 downto 0) :=
                                                         "011":
constant HG: std_logic_vector(2 downto 0) :=
                                                         "100";
constant GREEN: std_logic_vector(1 downto 0) :=
                                                         "00":
constant YELLOW: std_logic_vector(1 downto 0) :=
                                                         "01";
constant RED: std_logic_vector(1 downto 0) :=
                                                         "11";
signal p_state, n_state : std_logic_vector(2 downto 0);
begin
stateout <= p state;
statereg: process(clk, reset)
 if (reset = '0') then p_state <= HGC;
 elsif (clk'event and clk = '1') then p_state <= n_state; end if;
end process statereg;
```

Bob Reese 5/95 SeqSyn-10 Sequential Circuits

#### VHDL For Traffic Light FSM (cont)

```
comb:process(car, timer, p_state)
                                                  All outputs should be
begin
                                                  assigned default
                                                  values!! If you do not
— default assignments — VERY IMPORTANT
                                                  assign default values
  start short timer <= '0';
                                                  then outputs may get
  start_long_timer <= '0';
                                                  synthesized with
  — by default, stay in same state!!!
                                                  output latches!
  n_state <= p_state;
                                                    Use 'if' statements
  highway_light <= GREEN; farm_light <= RED;
                                                    to enumerate
                                                    states.
     if p_state = HG then
     highway_light <= GREEN; farm_light <= RED;</pre>
    if (timer = '1') then n_state <= HGC; end if;
    end if;
                                                       Start timer with
                                                       short timeout value
    if p_state = HGC then
                                                       (yellow light).
    highway_light <= GREEN; farm_light <= RED;
     if car = '1' then
      n state <= HY; start short timer <= '1'; end if;
    end if;
                                                     Start timer with
                                                     long timeout value.
    if p_state = HY then
    highway_light <= YELLOW; farm_light <= RED;</pre>
     if timer = '1' then
       n_state <= FG; start_long_timer <= '1'; end if;
    end if:
```


# VHDL For Traffic Light FSM Control (cont.)

```
if p_state = FG then
highway_light <= RED; farm_light <= GREEN;
if timer = '1' or car = '0' then
    n_state <= FY; start_short_timer <= '1'; end if;
end if;

if p_state = FY then
highway_light <= RED; farm_light <= YELLOW;
if timer = '1' then
    n_state <= HG; start_long_timer <= '1'; end if;
end if;

end process comb;
end behavior;</pre>
```

Bob Reese 5/95 SeqSyn-11 Sequential Circuits Bob Reese 5/95 SeqSyn-12 Sequential Circuits



## One-Hot Encoding for FSMs

- ⇒ One–Hot encoding of FSMs uses one flip–flop per state.
  - → Only one flip-flop is allowed 'on' at anytime.
  - $\rightarrow$  E.G., states are "00001", "00010", "00100", "01000", "10000" for a five state FSM. All other states are illegal.
- ⇒ One–Hot encoding trades combinational logic for flip–flops.
  - → Good for 'flip-flop' rich implementation technologies.
  - → Because the combinational logic is reduced, the length of the critical path can be reduced resulting in a faster FSM. Speed increase is more significant for larger finite state machines.

SeqSyn-14

Bob Reese 5/95 SeqSyn-13 Sequential Circuits

Bob Reese 5/95

Sequential Circuits

#### One Hot Encoding for TLC

Mississippi State University

```
library IEEE; use IEEE.std_logic_1164.all;
entity tlc_onehot is port (
 signal reset, car, timer, clk:
                                   in std_logic;
 signal stateout:
                                 out std_logic_vector(4 downto 0);
signal highway_light,farm_light: out std_logic_vector(1 downto 0);
 signal start long timer, start short timer:
                                                   out std logic
); end tlc onehot:
architecture behavior of tlc onehot is
constant HG: integer := 0;
constant HGC: integer := 1;
                                   State assignments now
constant HY: integer := 2;
                                   specify bit positions in
                                  the state FFs
constant FG: integer := 3;
constant FY: integer := 4;
constant GREEN: std logic vector(1 downto 0) := "00";
constant YELLOW: std_logic_vector(1 downto 0) := "01";
constant RED: std_logic_vector(1 downto 0) := "11";
signal p_state, n_state : std_logic_vector(4 downto 0);
begin
stateout <= p_state;
                                          Initial state is
state: process(clk, reset)
                                          '00010'
begin
if (reset = '0') then p state \leq (HGC => '1', others => '0');
elsif (clk'event and clk = '1') then
  p_state <= n_state;
end if:
end process state;
```


#### One Hot Encoding for TLC

```
comb:process(car, timer, p_state)
begin
— default assignments — VERY IMPORTANT
 start_long_timer <= '0'; start_short_timer <= '0'; start <= '0';
  n state <= p state;
 highway_light <= GREEN; farm_light <= RED;
   if p_state(HG) = '1' then
    highway_light <= GREEN; farm_light <= RED;
    if (timer = '1') then
        n_state(HG) <= '0'; n_state(HGC) <= '1';
    end if:
                                                      When changing
  end if:
                                                      states you must turn
                                                      off current state FF
 if p_state(HGC) = '1' then
                                                      and turn on next
    highway_light <= GREEN; farm_light <= RED;
                                                      state FF.
    if car = '1' then
     n_state(HGC) <= '0'; n_state(HY) <= '1';
          start_short_timer <= '1';
    end if:
 end if:
 if p_{state}(HY) = '1' then
    highway light <= YELLOW; farm light <= RED;
    if timer = '1' then
     n_state(HY) <= '0'; n_state(FG) <= '1';
          start_long_timer <= '1';
    end if:
 end if;
```

Bob Reese 5/95 SeqSyn-15 Sequential Circuits Bob Reese 5/95 Sequential Circuits SeqSyn-16

# One Hot Encoding for TLC

```
if p_state(FG) = '1' then
     highway_light <= RED; farm_light <= GREEN;
     if timer = '1' or car = '0' then
      n_state(FG) <= '0'; n_state(FY) <= '1';</pre>
           start_short_timer <= '1';</pre>
     end if;
  end if;
  if p_state(FY) = '1' then
     highway_light <= RED; farm_light <= YELLOW;</pre>
     if timer = '1' then
      n_state(FY) <= '0'; n_state(HG) <= '1';
           start_long_timer <= '1';
     end if;
  end if;
end process comb;
end behavior;
```



Bob Reese 5/95 SeqSyn-17 Sequential Circuits

Bob Reese 5/95 SeqSyn-18 Sequential Circuits

### Simple 4-bit Shift Register

```
library IEEE; use IEEE.std_logic_1164.all;
                                               'din' is serial input
entity shift4 is port(
                                                            MSB of 'dout' is
 signal clk, reset:
                             in std_logic;
                                                            the serial output
                             in std logic;
 signal din:
 signal dout:
                   out std_logic_vector(3 downto 0)
): end shift4:
architecture behavior of shift4 is
signal n_state, p_state : std_logic_vector(3 downto 0);
begin
dout <= p_state;</pre>
state: process(clk, reset)
if (reset = '0') then p_state <= (others => '0');
elsif (clk'event and clk = '1') then
                                                  Assign serial input 'din'
 p_state <= n_state;
                                                  to the 'data' input of the
end if;
                                                  first flip-flop
end process state;
                                                 Use 'for' loop to connect
comb:process (p_state,din)
                                                 output of previous
begin
                                                 flip-flop to input of current
          n_{state}(0) \le din;
                                                 flop-flop
          for i in 3 downto 1 loop
              n_{state}(i) \le p_{state}(i-1);
          end loop;
end process comb;
end behavior;
```

#### Loop function for Shift Register

```
comb:process (p state,din)
  begin
           n state(0) \leq din;
           for i in 3 downto 1 loop
               n state(i) \leq p state(i - 1);
           end loop;
  end process comb;
                                   Left Shift Operation (LSB to MSB)
  LSB
 n_{state}(0)
                      n_state(1)
                                       n_state(2)
                  p_state(0)
DIN
                                    p_state(1)
                                                      p_state(2)
            i=0
                                                                        MSB
                             i=1
                                               i=2
               n_state(i)
      p_state(i-1)
                                 p_state(i)
                       i'th stage
```

#### Scan Path Synthesis

- ⇒ The 'for–loop' VHDL construct can be used to create a scan–path in your design. A scan path is a design technique used for improving the testability of a design.
  - → A scan path requires three extra pins on the design: 'scan', 'scan in', and 'scan out'.
  - → When 'scan' is asserted, all flip-flops in the design act like a serial shift register; the 'scan\_in' pin is the serial input and the 'scan\_out' pin the serial output. When 'scan' is negated the design functions normally.
  - → Because all flip–flops in the design are on the scan path the circuit can be placed in any desired state.
- ⇒ To enter a test vector via the scan path do:
  - → Assert 'scan'.
  - → Apply the test vector serially to the 'scan\_in' input; this requires N clocks if N flip-flops are on the scan path.
  - → Negate 'scan', clock the circuit once. This will allow the circuit to operate normally for one clock cycle; the result of the test vector will be loaded into the flip-flops.
  - → Assert 'scan'; clock N times to clock out the test vector result and to clock in the next test vector. Thus, each test vector requires N+1 clocks.

#### 4-bit Register with Scan Path

```
entity scanreg4 is port (
                                                               'scan', 'scan in'
 signal clk, reset_b, load:
                                    in std_logic;
                                                               signals
                                    in std_logic;
 signal scan, scan in:
 signal din:
                      in std logic vector(3 downto 0);
 signal dout:
                     out std_logic_vector(3 downto 0)
                                                           'scan_out' will be
); end scanreg4;
                                                           MSB of 'dout'; don't
                                                           need an extra pin
architecture behavior of scanreg4 is
                                                           for 'scan_out'.
signal n_state, p_state : std_logic_vector(3 downto 0);
begin
dout <= p_state;
state: process(clk, reset)
begin
if (reset = '0') then p_state <= (others => '0');
elsif (clk'event and clk = '1') then
                                                        When 'scan' is
  p_state <= n_state;</pre>
                                                        asserted the scan
end if;
                                                        path is active.
end process state;
process (scan, scan in, load, p state, din)
begin
         n_state <= p_state;
         if (scan = '1') then
                   n_{state}(0) \le scan_{in};
                   for i in 3 downto 1 loop
                             n \text{ state}(i) \le p \text{ state}(i-1);
                                                        Register functions
                   end loop;
                                                        normally when
         elsif (load = '1') then
                                                        'scan' is negated.
                   n_state <= din;
         end if:
end process;
end behavior;
```

SeqSyn-23

Sequential Circuits

Bob Reese 5/95

SeqSyn-24 Sequential Circuits

## Adding Scan to tlc\_onehot.vhd

⇒ Add 'scan', 'scan\_in' to port list. 'scan\_out' will be MSB of port 'stateout'.

```
entity tlc_onehot_scan is port (
signal reset, car, timer, clk: in std_logic;
signal scan, scan_in: in std_logic;
signal stateout: out std_logic_vector(4 downto 0);
signal highway_light,farm_light: out std_logic_vector(1 downto 0);
signal start_long_timer, start_short_timer: out std_logic
); end tlc_onehot_scan;
```

⇒ Add 'scan', 'scan\_in' to sensitivity list of process: state\_machine.


```
state_machine:process(scan, scan_in, reset, car, timer, p_state)
```

⇒ Add scan path in Architecture body:

#### Register with TriState Output

```
library IEEE; use IEEE.std_logic_1164.all;
entity tsreg8bit is port ( signal clk, reset, load, en: in std_logic;
                     in std_logic_vector(7 downto 0);
 signal din:
 signal dout:
                    out std_logic_vector(7 downto 0)
end tsreg8bit;
architecture behavior of tsreg8bit is
signal n_state, p_state : std_logic_vector(7 downto 0);
begin
                                           Make Z assignment to
dout <= p_state when (en = '1')</pre>
                                           specify tristate
            else "ZZZZZZZZ";
                                           capability.
state: process(clk, reset)
begin
         if (reset = '0') then p_state <= (others => '0');
         elsif (clk'event and clk = '1') then
           p_state <= n_state;
          end if:
end process state;
comb: process (p_state, load, din)
begin
         n_state <= p_state;
         if (load = '1') then n_state <= din;
         end if;
end process comb;
end behavior;
```

Mapped to ITD stdcell library because Actel ACT1 does not have tristate capability.



Bob Reese 5/95 SeqSyn-25 Sequential Circuits Bob Reese 5/95

SeqSyn-26 Sequential Circuits

# Logic Synthesis with VHDL System Synthesis

Bob Reese Electrical Engineering Department Mississippi State University Electrical & Computer Engineering

#### Mississippi State University

#### **VHDL** Packages

- ⇒ A VDHL *package* is a mechanism for collecting procedures, functions, constants, and components for future re–use.
- ⇒ A package contains a package *declaration* followed by a package *body*.
  - → Package declaration package package\_name is

{ external constant, procedure, function, component declarations } end package\_name;

 $\to \ \, \text{Package body}$ 

package body package\_name is

{constant, procedure, function, component definitions } end package\_name;

⇒ Any items in the package declaration are available for external use. There can be items in the package body which are not in the package declaration; these items are only available for use within the package.

Bob Reese 5/95 System—2 System Design with VHDL

#### **Example VHDL Package**

Mississippi State University

System Design with VHDL

```
Library IEEE; use IEEE.std_logic_1164.all;
package iscas is
 procedure ripple adder (a,b: in std logic vector; cin: in std logic;
                 sum: inout std logic vector; cout: out std logic);
end iscas:
package body iscas is
 function xor3 (a,b,c: in std_logic) return std_logic is
 begin
 return (a xor b xor c);
 end xor3;
procedure ripple_adder (a,b: in std_logic_vector; cin: in std_logic;
                 sum: inout std logic vector; cout: out std logic) is
  variable c: std_logic_vector((a'high-a'low+1) downto 0);
   begin
   c(0) := cin;
   for i in 0 to (a'high-a'low) loop
    sum(i+sum'low) := xor3 (a(i+a'low), b(i+b'low), c(i));
    c(i+1) := (a(i+a'low) \text{ and } b(i+b'low)) \text{ or }
            (c(i) \text{ and } (a(i+a'low) \text{ or } b(i+b'low)));
   end loop;
    cout := c(c'high);
   end ripple_adder;
end iscas;
```

System-3

#### **VHDL** Functions

```
⇒ General form:
```

```
function function_name ( parameter list) return return_type is
 {variable declarations}
begin
```

{sequential statements} end function name;

```
function xor3 (a,b,c: in std logic) return std logic is
 begin
 return (a xor b xor c);
 end xor3:
```

- ⇒ A VHDL function computes a return value based upon its parameter list.
  - → All parameters passed to a VHDL function must be of mode *in*; i.e, the function is not allowed to modify any of the function parameters.
  - → The default class of the elements in a parameter list for either procedures or functions is variable.
  - → Signals can be passed in the parameter list; in this case the parameter list would look like:

```
(signal a, b, c: std_logic)
```

→ More on the difference between variables and signals will be given later.

Bob Reese 5/95 System Design with VHDL System-4

#### **VHDL** Procedures

⇒ General form:

```
procedure procedure_name ( parameter list) is
{variable declarations}
begin
```

{sequential statements} end procedure\_name;

- ⇒ The **ripple\_adder** procedure implements the ripple carry adder used in previous examples.
- $\Rightarrow$  The ripple\_adder procedure uses the local **xor3** function defined within the package.

```
sum(i+sum'low) := xor3 (a(i+a'low), b(i+b'low), c(i));
```

- ⇒ For generality, the input parameters 'a' and 'b' as well as the output 'sum' are declared as *unconstrained* array types; i.e., no array bounds are given for the *std\_logic\_vector* type.
  - → Allows any width vector to be passed as a parameter.
  - → Array indices must be computed using the 'low attribute as an offset in order to achieve independence from the actual array indices which are passed in.

Electrical & Computer Engineering

#### Signals vs Variables

- ⇒ Only signals are used as the connection ports for VHDL entities.
  - ightarrow Variables are declared within process blocks, procedures, and functions.
  - → Signals can only be declared within architecture bodies; they can be passed as parameters to functions and procedures.
- ⇒ Signals are assigned via "<="; Variables are assigned via ":=".
- ⇒ From a simulation point of view:
  - → Signals have events occurring on them and this event history is tracked via an internal event list.
  - → Signal assignment can be delayed such as:

→ Variable assignment is always immediate.

- → Signals require more overhead in terms of storage and simulation time than variables. A general rule of thumb is to use variables wherever possible.
- ⇒ From a synthesis point of view, both variables and signals can turn into internal circuit nodes.

Bob Reese 5/95 System Design with VHDL

Bob Reese 5/95 System-6


System Design with VHDL

System Design with VHDL

#### Using the ripple\_adder Procedure

```
Library IEEE;
                                       'work' is the default library name for
use IEEE.std_logic_1164.all;
                                      packages. The 'all' keyword says to
use work.iscas.all:
                                      use all externally available package
                                      items in the 'iscas' package.
entity adder test is
port (
signal a,b: in std_logic_vector (15 downto 0);
signal cin: in std_logic;
signal sum: out std_logic_vector(15 downto 0);
signal cout: out std_logic
);
end adder test;
architecture behavior of adder test is
begin
  process (a,b,cin)
  variable temp sum: std logic vector (sum'range);
  variable temp cout: std logic;
  begin
   ripple_adder(a, b, cin, temp_sum, temp_cout);
    sum <= temp sum;
    cout <= temp_cout;</pre>
                                     Call the 'ripple_adder' procedure.
                                     Variables are used as parameters
  end process;
                                     within 'ripple adder' so variables
                                     must be passed in as arguments.
end behavior;
                                     These variables are then assigned to
                                     the target signals.
```

#### A Carry Select Adder



Bob Reese 5/95 System—8 System Design with VHDL

### Carry Select Adder Procedure

Mississippi State University

```
procedure carry select adder
(groups: iarray; a,b: in std_logic_vector; cin: in std_logic;
 sum: inout std_logic_vector; cout: out std_logic) is
variable low_index, high_index :integer;
variable temp_sum_a, temp_sum_b : std_logic_vector(sum'range);
variable carry_selects :std_logic_vector(groups'range);
variable carry_zero :std_logic_vector(groups'low to (groups'high-1));
variable carry one :std logic vector(groups'low to (groups'high-1));
begin
 low index := 0;
for i in groups'low to groups'high loop
  high_index := (groups(i)-1) + low_index;
  if (i = 0) then — first group, just do one ripple–carry
    ripple_adder (a(high_index downto low_index), b(high_index downto low_index),
       cin, sum(high_index downto low_index), carry_selects(0) );
  else
    - need to do two ripple carry adders then use mux to select
    ripple_adder (a(high_index downto low_index), b(high_index downto low_index),
     '0', temp_sum_a(high_index downto low_index), carry_zero(i-1));
    ripple_adder (a(high_index downto low_index), b(high_index downto low_index),
        '1', temp_sum_b(high_index downto low_index), carry_one(i-1));
    if (carry\_selects(i-1) = '0') then
     sum(high_index downto low_index) := temp_sum_a(high_index downto low_index);
   else
      sum(high_index downto low_index) := temp_sum_b(high_index downto low_index);
    carry_selects(i) := (carry_selects(i-1) and carry_one(i-1)) or carry_zero(i-1);
   end if;
      low_index := high_index + 1;
 end loop:
 cout := carry_selects(groups'high);
end ripple_adder;
```

#### iscas Package Declaration

```
Library IEEE;
use IEEE.std_logic_1164.all;
package iscas is
type IARRAY is array (natural range <>) of integer;
procedure ripple adder (a,b: in std logic vector; cin: in std logic;
                sum: inout std logic vector; cout: out std logic);
procedure carry select adder
           (groups: iarray; a,b: in std logic vector; cin: in std logic;
               sum: inout std logic vector; cout: out std logic);
end iscas:
```


- ⇒ We need to declare an array type for integers; call this IARRAY. This type will be used to pass in an integer array to the carry\_select adder procedure; the integer array will be define the stage sizes for the adder.
- ⇒ Since xor3 is to be local to the iscas package; it is not in the package declaration. However, if it was to be made externally available, its declaration would be:

function xor3 (a,b,c: in std\_logic) return std\_logic;

Bob Reese 5/95 System-9 System Design with VHDL System-10 System Design with VHDL

### Using the *carry\_select\_adder* Procedure

```
Library IEEE;
use IEEE.std_logic_1164.all;
use work.iscas.all;
entity adder_cs is
port (
signal a,b: in std_logic_vector (15 downto 0);
signal cin: in std logic;
signal sum: out std_logic_vector(15 downto 0);
signal cout: out std_logic
                                       Define local constant array of in-
end adder_cs;
                                       tegers to define the stage sizes for
                                       the adder. 4 + 5 + 7 = 16 bits.
architecture behavior of adder_cs is
                                       Must be a constant array so that
                                       stage sizes are known at compile
begin
                                       time.
  process (a,b,cin)
  variable temp_sum: std_logic_vector (sum'range);
  variable temp_cout: std_logic;
  constant groups: iarray(0 \text{ to } 2) := (4,5,7); \checkmark
  begin
   carry_select_adder(groups,a,b,cin,temp_sum, temp_cout);
   sum <= temp_sum;</pre>
    cout <= temp_cout;</pre>
  end process;
end behavior;
```



Bob Reese 5/95 System Design with VHDL

Bob Reese 5/95

System-11

System Design with VHDL

Mississippi State University

System Design with VHDL

```
Generic declaration which
Library IEEE;
                                     is used to define the
use IEEE.std logic 1164.all;
                                     a,b,sum signal widths.
use work.iscas.all:
                                     Default value is specified
entity adder test is
                                     as 16.
generic ( N : integer := 16);
port (
signal a,b: in std_logic_vector (N-1 downto 0);
signal cin: in std_logic;
signal sum: out std_logic_vector(N-1 downto 0);
signal cout: out std_logic
);
end adder test;
architecture behavior of adder test is
begin
  process (a,b,cin)
  variable temp sum: std logic vector (sum'range);
  variable temp cout: std logic;
  begin
    ripple_adder(a, b, cin, temp_sum, temp_cout);
    sum <= temp_sum;</pre>
    cout <= temp_cout;</pre>
  end process;
end behavior:
```

System-13

### VHDL Generic lists (cont.)

- ⇒ VHDL *generic* lists are used in entity declarations for passing static information.
  - → Typical uses of generics are for controlling bus widths, feature inclusion, message generation, timing values.
- ⇒ A generic will usually have a specified default value; this value can be overridden via VHDL configurations or by vendor–specific back–annotation methods.
  - → Generics offer a method for parameterizing entity declarations and architectures. Because the method of specifying generic values (other than defaults) can be vendor specific, generics will not be covered further in this tutorial.

Bob Reese 5/95 System—14 System Design with VHDL

### Operator Overloading

```
Library IEEE; use IEEE.std_logic_1164.all;
package genmux is
— 2/1 version, 1 bit inputs
function mux (a,b: std_logic; sel: std_logic) return std_logic;
— 2/1 version, N bit inputs
function mux (a,b: std_logic_vector; sel: std_logic) return std_logic_vector;
 — 3/1 version, 1 bit inputs
function mux (a,b,c: std_logic; sel: std_logic_vector) return std_logic;
 — 3/1 version, N bit inputs
function mux (a,b,c: std_logic_vector; sel: std_logic_vector) return std_logic_vector;
— 4/1 version, 1 bit inputs
function mux (a,b,c,d: std_logic; sel: std_logic_vector) return std_logic;
— 4/1 version, N bit inputs
function mux (a,b,c,d: std_logic_vector; sel: std_logic_vector) return std_logic_vector;
end genmux;
package body genmux is
function mux (a,b: std_logic; sel: std_logic) return std_logic is
variable y: std_logic;
begin
  y := a;
  if (sel = '1') then y := b; end if;
  return(y);
 end mux; — 2/1 version, 1 bit inputs
function mux (a,b: std_logic_vector; sel: std_logic) return std_logic_vector is
variable y: std_logic_vector(a'range);
begin
  y := a;
  if (sel = '1') then y := b; end if;
  return(y);
 end mux; — 2/1 version, N bit inputs
```

System-15

System Design with VHDL

#### Operator Overloading (cont.)

```
function mux (a,b,c: std_logic; sel: std_logic_vector) return std_logic is
variable y: std_logic;
begin
  y := '-'; — Don't care for default state
  if (sel = "00") then y := a; end if; if (sel = "01") then y := b; end if;
  if (sel = "10") then y := c; end if;
  return(y);
 end mux; — 3/1 version, 1 bit inputs
function mux (a,b,c: std_logic_vector; sel: std_logic_vector) return std_logic_vector is
 variable y: std_logic_vector(a'range);
begin
  y := (others => '-'); — Don't care for default state
  if (sel = "00") then y := a; end if; if (sel = "01") then y := b; end if;
  if (sel = "10") then y := c; end if;
  return(v);
 end mux; — 3/1 version, N bit inputs
function mux (a,b,c,d: std_logic; sel: std_logic_vector) return std_logic is
variable y: std_logic;
begin
  if (sel = "00") then y := a; end if; if (sel = "01") then y := b; end if;
  if (sel = "10") then y := c; end if;
  return(v):
 end mux; — 4/1 version, 1 bit inputs
function mux (a,b,c,d: std_logic_vector; sel: std_logic_vector) return std_logic_vector is
 variable y: std_logic_vector(a'range);
begin
  y := d;
  if (sel = "00") then y := a; end if; if (sel = "01") then y := b; end if;
  if (sel = "10") then v := c; end if:
  return(v);
 end mux; — 4/1 version, N bit inputs
end genmux;
```

Bob Reese 5/95 System –16 System Design with VHDL


#### Test of 'mux' Function

```
Library IEEE;
use IEEE.std_logic_1164.all;
use work.genmux.all;
entity muxtest is
port (
signal a,b,c: in std_logic;
signal s_a: in std_logic_vector(1 downto 0);
signal y: out std_logic;
signal j,k,l: in std_logic_vector(3 downto 0);
signal s_b: in std_logic_vector(1 downto 0);
signal z: out std_logic_vector(3 downto 0)
);
end muxtest;
architecture behavior of muxtest is
begin
 y \le mux (a,b,c,s_a);
 z \le mux (j,k,l,s_b);
end behavior;
```

The mux operator is overloaded; the correct mux function is chosen by doing template matching on the parameter lists.

System Design with VHDL

System-17



Bob Reese 5/95 System —18 System Design with VHDL

#### BlackJack Dealer

- ⇒ This example will be a BlackJack Dealer circuit (example taken from *The Art of Digital Design*, Prosser & Winkel, Prentice–Hall).
- ⇒ One VHDL model will be written for the control and one for the datapath. A schematic will be used to tie these two blocks together.
  - ightarrow Later, a VHDL structural model will be used to connect the blocks.

#### ⇒ Control:

→ Four States:

Get - get a card

Add — add current card to score


Use — use an ACE card as 11

Test — see if we should stand or if we are broke


#### $\Rightarrow$ Datapath:

- $\rightarrow$  5–bit register for loading score; needs a synchronous clear.
- → Mux for choosing between card value, plus 10 and minus 10.
- → Adder for adding card with current score.
- → ACE card detect (an ACE card has value '0001')
- → Comparator logic for checking is score is greater than 16 or greater than 21.


#### BlackJack Dealer Control



# BlackJack Dealer Control (cont)



# BlackJack Datapath



Bob Reese 5/95 System Design with VHDL

Bob Reese 5/95 System –21 System Design with VHDL

#### VHDL File for BlackJack Datapath

```
entity bidpath is port (
 signal clk,reset b, load, clear b:
                                            in std logic;
                     in std logic vector(1 downto 0);
 signal sel:
 signal card:
                      in std logic vector(3 downto 0);
 signal acecard, score16gt, score21gt:
                                           out std logic;
                      out std logic vector(4 downto 0)
 signal score:
);end bjdpath;
architecture behavior of bidpath is
signal adder out, score in: std logic vector(4 downto 0)
mux_out, score_out : std_logic_vector(4 downto 0);
— temporary signal for carries
signal c: std_logic_vector (5 downto 0);
                                                  State process for
begin
                                                   score register flip-
score_state: process(clk, reset_b)
                                                   flops.
begin
if (reset b = '0') then score out \leq "00000";
elsif (clk'event and clk = '1') THEN
                                                  Combinational logic
  score out <= score in;
                                                  for Score Register
END IF:
end process score state;
— combinational logic for score register
score in \leq "00000" when (clear b = '0') else
           adder_out when (load = '1') else
           score out;
```

#### VHDL File for BlackJack Datapath (cont.)

```
ADDER process
— adder process
— adder out <= score out + mux out</pre>
adder:process (score out, mux out)
begin
   c(0) \le 0;
   for i in score_out'range loop
   adder out(i) <= score out(i) xor mux out(i) xor c(i);
   c(i+1) \le (score\_out(i) \text{ and } mux\_out(i)) \text{ or }
            (c(i) and (score out(i) or mux out(i)));
   end loop;
                                                      MUX for
end process adder;
                                                       card, plus 10,
                                                      minus 10.
mux_out \le "01010" when (sel = B"00") else
         "10110" when (sel = B"10") else
         '0' & card:
acecard <= '1' when (card = B"0001") else '0';
score <= score out;
score16gt <= '1' when (score_out > B"10000") else '0';
score21gt <= '1' when (score_out > B"10101") else '0';
end behavior:
                                                    Comparators
```

Bob Reese 5/95 System –23 System Design with VHDL

Bob Reese 5/95 System-24

System Design with VHDL

stand <= stand pstate;

#### VHDL File for BlackJack Control

```
entity bicontrol is port (
 signal clk, reset b, card rdy, acecard: in std logic;
 signal score16gt, score21gt:
                                       in std logic;
 signal hit, broke, stand:
                                out std logic;
 signal sel:
                  out std_logic_vector(1 downto 0);
 signal score_clear_b, score_load: out std_logic
); end bjcontrol;
                                           Entity declaration
architecture behavior of bjcontrol is
                                           and State Assignments
— declare internal signals here
signal n_state, p_state : std_logic_vector(1 downto 0);
signal acellflag_pstate, acellflag_nstate:
                                          std logic;
signal broke_pstate, broke_nstate:
                                          std logic;
signal stand_pstate, stand_nstate:
                                         std_logic;
signal card_rdy_dly, card_rdy_sync:
                                       std_logic;
— state assignments are as follows
constant
            get_state: std_logic_vector(1 downto 0) := B"00";
            add state: std logic vector(1 downto 0) := B"01";
constant
           test state: std logic vector(1 downto 0) := B"10";
constant
            use state: std logic vector(1 downto 0) := B"11";
constant
           add 10 plus: std logic vector(1 downto 0) := B"00";
constant
            add card: std logic vector(1 downto 0) := B"01";
constant
           add 10 minus: std logic vector(1 downto 0) := B"10";
constant
```

### VHDL File for BlackJack Control (cont.)

#### begin

```
— state process to implement flag flip-flops and FSM state
state: process(clk, reset b)
begin
if (reset b = 0) then p state = 00;
elsif (clk'event and clk = '1') THEN
  p state <= n state;
  ace11flag_pstate <= ace11flag_nstate;</pre>
  broke_pstate <= broke_nstate;</pre>
  stand_pstate <= stand_nstate;</pre>
  card rdy dly <= card rdy sync;
                                       State process to define flip-
  card rdy sync <= card rdy;
                                       flops for various flags and
END IF:
                                       finite state machine.
end process state;
broke <= broke pstate;
```

Bob Reese 5/95 System 26 System Design with VHDL

#### VHDL File for BlackJack Control (cont.)

```
comb: process (p_state, ace11flag_pstate, broke_pstate, stand_pstate,
acecard, card_rdy_dly, card_rdy_sync, score16gt, score21gt)
begin
sel \le B"00";
score_load <= '0'; score_clear_b <= '1';</pre>
hit \leq '0'; n state \leq p state;
ace11flag nstate <= ace11flag pstate;
stand nstate <= stand pstate; broke nstate <= broke pstate;
case p state is
   when get state =>
        if (card rdy sync = '0') then hit <= '1';
     elsif (card rdy dly = '0') then
         stand nstate <= '0'; broke nstate <= '0';
         if (stand_pstate = '1' or broke_pstate = '1') then
           score clear b <= '0';
           ace11flag_nstate <= '0';
         end if:
                                            'get' and 'add'
         n state <= add state;
                                           states
        end if:
   when add state =>
        sel <= add card; score load <= '1';
        if (acecard = '1' and ace11flag pstate = '0') then
          n state <= use state;
        else n state <= test_state;</pre>
        end if:
```

System-27

#### VHDL File for BlackJack Control (cont.)

```
when use_state =>
        sel <= add_10_plus;
        score load <= '1';
        ace11flag_nstate <= '1';</pre>
      n state <= test state;
   when test state =>
                                             'use' and
        if (score16gt = '0') then
                                            'test' states
                 n state <= get state;
        elsif (score21gt = '0') then
           stand_nstate <= '1';
          n_state <= get_state;
        elsif (ace11flag_pstate = '0') then
           broke_nstate <= '1';
          n_state <= get_state;
        else
           sel <= add 10 minus;
           score load <= '1';
           ace11flag_nstate <= '0';</pre>
        end if:
   when OTHERS => n state <= p state;
 end case:
end process comb;
end behavior:
```

System Design with VHDL


Mississippi State University

Bob Reese 5/95


System-28

System Design with VHDL

# Top Level Schematic for Dealer



# Blackjack Dealer Simulation




Bob Reese 5/95 System –30 System Design with VHDL

Bob Reese 5/95 System 29 System Design with VHDL

Electrical & Computer Engineering Mississippi State University

#### Blackjack Dealer Simulation (cont.)



# Structural VHDL

⇒ You do not have to use a schematic to connect VHDL blocks. You can write a **structural** VHDL model which ties the blocks together.

Mississippi State University

#### ⇒ Pros:

Electrical & Computer Engineering

- → When you synthesize the design all of the VHDL blocks are flattened (collapsed into one block) and it is possible that the resulting logic may be more efficient.
- ightarrow The structural VHDL code is more portable to other design systems than a schematic.

#### ⇒ Cons:

- → Writing structural VHDL code can be more error prone than creating a schematic (very easy to misplace a net when you don't have a 'picture' to go by).
- → The resulting flattened netlist can be more difficult to debug.

Bob Reese 5/95 System—31 System Design with VHDL

Bob Reese 5/95 System-32 System Design with VHDL

Electrical & Computer Engineering

Mississippi State University

Electrical & Computer Engineering

#### Mississippi State University

#### Structural VHDL for BlackJack Player

```
entity bj_struct is port (
                                                             Normal entity
 signal reset_b, clk, card_rdy:
                                      in std logic;
                                                             declaration.
 signal card:
                                      in std_logic_vector(3 downto 0);
 signal stand, broke, hit:
                                      out std_logic;
 signal score: out
                             std_logic_vector(4 downto 0) );
end bj_struct;
architecture structure of bj_struct is
                                                      Need a component dec-
component bjcontrol port (
                                                      laration for each differ-
 signal clk,reset b:
                                      in std logic;
                                                      ent type of component
 signal card_rdy, acecard:
                                      in std_logic;
                                                      used in the schematic
 signal score16gt, score21gt:
                                      in std_logic;
 signal hit, broke, stand:
                                      out std_logic;
 signal sel:
                                      out std_logic_vector(1 downto 0);
 signal score_clear_b:
                                      out std_logic;
 signal score_load:
                                      out std_logic );
end component;
component bidpath
 port (
 signal clk, reset_b:
                                      in std_logic;
 signal load, clear_b:
                                      in std_logic;
 signal sel:
                                      in std_logic_vector(1 downto 0);
                                      in std_logic_vector(3 downto 0);
 signal card:
 signal acecard, score16gt:
                                      out std_logic;
 signal score21gt:
                                      out std_logic;
 signal score:
                                      out std_logic_vector(4 downto 0));
end component;
```

#### Structural VHDL for BlackJack Player (cont)


```
signal load net, clear net, acecard net: std logic;
                                                    Internal signal declara-
signal sel_net : std_logic_vector (1 downto 0);
                                                    tion for those nets not
signal s21gt_net, s16gt_net: std_logic;
                                                    connected to external
                                                    ports.
begin
 c1: bjcontrol
                                                 Each component used in the
 port map (
                                                 design is given along with
        clk => clk,
                                                 its port map.
        reset b = > reset b,
                                                 'c1' is the component label,
        card_rdy => card_rdy,
                                                 'bjcontrol' gives the compo-
        acecard => acecard_net,
                                                 nent type.
        score16gt => s16gt_net,
        score21gt => s21gt_net,
        hit => hit, broke => broke, stand => stand,
        sel => sel net,
        score_clear_b => clear_net,
        score_load => load_net);
                                            Only two components in
c2: bjdpath
                                            this design.
  port map (
        clk => clk.
        reset b = > reset b,
        load => load_net,
        clear_b => clear_net,
        sel => sel net.
        card => card,
        acecard => acecard net,
        score16gt => s16gt net,
        score21gt => s21gt_net,
        score => score ):
end structure;
```

Bob Reese 5/95 System –33 System Design with VHDL

Bob Reese 5/95 System-34

System Design with VHDL

# Results of *bj\_struct* Synthesis



Bob Reese 5/95 System –35 System Design with VHDL