













































































































Synthesizing Testable Circuits

- In general, paths in circuits are not hazard-free robust path-delay-fault testable
- In a typical circuit perhaps only 15% of the paths have this property
- Nevertheless, this is a desirable property to have
- Can we synthesize circuits such that they have this property?
- How about multifault testability?



















