# Retiming

R. K. Brayton and K. Keutzer UC Berkeley N. Shenoy, Synopsys Thanks to A. Kuehlmann, UCB















- Practical sequential optimization
- Global optimality for clock period and register positioning
- Must for HDL synthesis
  - lowers dependency on user description
  - ease of specification
- Low power strategy
  - decrease #registers with no loss in performance





















#### **Conditions for Retiming**

- Assume that we are asked to check if a retiming exists for a clock cycle  $\boldsymbol{\alpha}$
- Legal retiming:  $w_r(e) \ge 0$  for all e. Hence  $w_r(e) = w(e) + r(v) - r(u) \ge 0$  or  $r(u) - r(v) \le w(e)$
- For all paths p: u → v such that d(p) ≥ α, we require w<sub>r</sub>(p) ≥ 1
   Thus

$$1 \le w_r(p) = \sum_{i=0}^{k} w_r(e_i)$$
  
=  $\sum_{i=0}^{k-1} [w(e_i) + r(v_{i+1}) - r(v_i)]$   
=  $w(p) + r(v_k) - r(v_0)$   
=  $w(p) + r(v) - r(u)$ 

Or take the least w(p) (tightest constraint)  $r(u)-r(v) \le W(u,v)-1$ I.e. there are many paths *p*, choose the *p* that gives the tightest constraint Note: this is independent of the path from u to v, so we just need to apply it to u, v such that  $D(u,v) > \alpha$ 



















### **Retiming For Minimum Area**

Goal: minimize number of registers used

$$\min N_r = \sum_{e \in E} w_r(e)$$

$$= \sum_{e:u \to v} (w(e) + r(v) - r(u))$$

$$= \sum_{e \in E} w(e) + \sum_{e:u \to v} (r(v) - r(u))$$

$$= N + \sum_{u \to v} (r(v) - r(u))$$

$$= N + \sum_{v \in V} [r(v)(\# fanin(v) - \# fanout(v)]]$$

$$= N + \sum_{v \in V} a_v r(v)$$

where a<sub>v</sub> is a constant.

HW: Write dual of linear program

29

**Retiming - performance Constrained min-area retiming** - constraint generation С p1: w1, d1 w2, d2 С d w1, d1 С p2: w2, d2 **Effect: No constraint** w **Effect: No constraint** Effect: w<sub>r</sub> (p1) ≥1 30



#### **Retiming For Minimum Area**

- In practice
  - We need W & D matrices to add clock period edges
    - Compute row of matrix at a time and avoid redundant edges
    - W is easy, D is a little harder
    - Take care to avoid adding redundant edges
  - Use minimum cost scaling to solve circulation problem
    - Numeric precision needs big integers!









## **Retiming – initial states**

Circuits come in two flavors

- Initial power-up then force set/reset lines
  - Retiming obeys delayed equivalence notion
- Initial state loaded in
  - This is a problem

37