

Technology Dependent Logic Optimization


Prof. Kurt Keutzer EECS University of California Berkeley, CA


Thanks to S. Devadas


1


















Elem	nent/Area Cost Tree Representation (normal form)
INVERTER	2 ->>> ->>>
NAND2	3
NAND3	4 D D-D-
NAND4	



Reasonable Library

Inverter, **Buffer**

ND2-ND4; NOR2-NOR4; AND2- AND4;

AOI21 - AOI333; OAI21 - OAI333

XOR, XNOR

MUX, Full Adder

Neg-Edge Triggered D-Flip-Flop

Pos-Edge Triggered D-FF

J-K FF


Above with various clears, enables

Scan versions of each of the above


Most of the above in 6 different power sizes:


- 1x, 2x, 4x, 6x, 8x, 16x


Kurt Keutzer





11























































































































Extra Slides			

