

CS267 – Lecture 15

Automatic Performance Tuning and Sparse-Matrix-Vector-Multiplication (SpMV)

James Demmel

www.cs.berkeley.edu/~demmel/cs267_Spr16

Outline

- Motivation for Automatic Performance Tuning
 - Results for sparse matrix kernels
 - OSKI = Optimized Sparse Kernel Interface
 - [pOSKI for multicore](#)
 - Tuning Higher Level Algorithms
 - Future Work, Class Projects
- 
- BeBOP: Berkeley Benchmarking and Optimization Group
 - Many results shown from current and former members
 - Meet weekly Th 12:30-2, in 380 Soda

Motivation for Automatic Performance Tuning

- Writing high performance software is hard
 - [Make programming easier while getting high speed](#)
- Ideal: program in your favorite high level language (Matlab, Python, ...) and get a high fraction of peak performance
- Reality: Best algorithm (and its implementation) can depend strongly on the problem, computer architecture, compiler, ...
 - [Best choice can depend on knowing a lot of applied mathematics and computer science](#)
- How much of this can we teach?
- How much of this can we automate?




Examples of Automatic Performance Tuning (1)

- Dense BLAS
 - [Sequential](#)
 - [PHiPAC \(UCB\)](#), then [ATLAS \(UTK\)](#) (used in Matlab)
 - math-atlas.sourceforge.net/
 - [Internal vendor tools](#)
- Fast Fourier Transform (FFT) & variations
 - [Sequential and Parallel](#)
 - [FFTW \(MIT\)](#)
 - www.fftw.org
- Digital Signal Processing
 - [SPIRAL: www.spiral.net](http://www.spiral.net) (CMU)
- Communication Collectives (UCB, UTK)
- Rose (LLNL), Bernoulli (Cornell), Telescoping Languages (Rice), ...
- More projects, conferences, government reports, ...

berobop
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Examples of Automatic Performance Tuning (2)

- What do dense BLAS, FFTs, signal processing, MPI reductions have in common?
 - Can do the tuning **off-line**: once per architecture, algorithm
 - Can take as much time as necessary (hours, a week...)
 - At run-time, algorithm choice may depend only on few parameters
 - Matrix dimension, size of FFT, etc.



Machine Learning in Automatic Performance Tuning

- References
 - **Statistical Models for Empirical Search-Based Performance Tuning**
(*International Journal of High Performance Computing Applications*, 18 (1), pp. 65-94, February 2004)
Richard Vuduc, J. Demmel, and Jeff A. Bilmes.
 - **Predicting and Optimizing System Utilization and Performance via Statistical Machine Learning**
(Computer Science PhD Thesis, University of California, Berkeley. UCB//EECS-2009-181) Archana Ganapathi


Machine Learning in Automatic Performance Tuning





- More references
 - **Machine Learning for Predictive Autotuning with Boosted Regression Trees,**
(*Innovative Parallel Computing, 2012*) J. Bergstra et al.
 - **Practical Bayesian Optimization of Machine Learning Algorithms,**
(*NIPS 2012*) J. Snoek et al
 - **OpenTuner: An Extensible Framework for Program Autotuning,**
(dspace.mit.edu/handle/1721.1/81958) S. Amarasinghe et al

Examples of Automatic Performance Tuning (3)

- What do dense BLAS, FFTs, signal processing, MPI reductions have in common?
 - Can do the tuning **off-line**: once per architecture, algorithm
 - Can take as much time as necessary (hours, a week...)
 - At run-time, algorithm choice may depend only on few parameters
 - Matrix dimension, size of FFT, etc.
- **Can't always do off-line tuning**
 - **Algorithm and implementation may strongly depend on data only known at run-time**
 - **Ex: Sparse matrix nonzero pattern determines both best data structure and implementation of Sparse-matrix-vector-multiplication (SpMV)**
 - **Part of search for best algorithm just be done (very quickly!) at run-time**

Source: Accelerator Cavity Design Problem (Ko via Husbands)





berobop
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Example: The Difficulty of Tuning

- $n = 21200$
- $nnz = 1.5 M$
- kernel: SpMV
- Source: NASA structural analysis problem
- **8x8** dense substructure

berobop
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Taking advantage of block structure in SpMV

- Bottleneck is time to get matrix from memory
 - Only 2 flops for each nonzero in matrix
- Don't store each nonzero with index, instead store each nonzero r-by-c block with index
 - Storage drops by up to 2x, if $rc \gg 1$, all 32-bit quantities
 - Time to fetch matrix from memory decreases
- Change both data structure and algorithm
 - Need to pick r and c
 - Need to change algorithm accordingly
- In example, is $r=c=8$ best choice?
 - Minimizes storage, so looks like a good idea...

berobop
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Speedups on Itanium 2: The Need for Search

Matrix #02-raefsky3.rua on Itanium 2 (900 MHz) [Ref=274.3 Mflop/s]

	1	2	4	8	
8	4.03	2.46	1.20	1.55	
4	3.35	4.09	2.32	1.16	
2	1.92	2.53	2.55	2.24	
1	1.00	1.36	1.12	1.39	
	1	2	4	8	

Mflop/s
1121
1075
1025
975
925
875
825
775
725
675
625
575
525
475
425
375
325
275
Mflop/s

Best: 4x2

Reference





berobop
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Register Profile: Itanium 2

SpMV BCSR Profile [ref=294.5 Mflop/s, 900 MHz Itanium 2, Intel C v7.0]


	1	2	3	4	5	6	7	8	9	10	11	12
12	1.75	1.52	.99	1.33	1.51	1.64	1.79	1.83	1.89	1.75	1.85	1.72
11	1.72	1.64	1.12	1.23	1.45	1.60	1.71	1.80	1.88	1.91	1.88	1.97
10	1.73	1.47	1.14	1.23	1.38	1.54	1.69	1.67	1.86	1.89	1.88	1.93
9	1.54	1.74	1.24	1.00	1.27	1.42	1.55	1.61	1.71	1.73	1.75	1.80
8	3.89	2.40	1.44	1.16	1.16	1.32	1.44	1.47	1.68	1.75	1.77	1.84
7	3.98	2.04	1.65	1.22	1.04	1.20	1.30	1.44	1.52	1.63	1.65	1.74
6	3.78	1.77	1.72	1.44	1.19	1.14	1.23	1.31	1.41	1.52	1.58	1.65
5	3.20	1.74	1.89	1.52	1.34	1.19	.97	1.17	1.27	1.36	1.42	1.50
4	3.32	4.07	1.74	2.37	1.52	1.38	1.19	1.14	.92	1.19	1.22	1.29
3	2.55	3.35	.61	1.74	1.97	1.71	1.52	1.34	1.19	1.08	1.03	.66
2	1.89	2.54	2.76	2.73	1.62	1.70	1.65	2.40	1.70	1.54	1.27	1.17
1	1.00	1.35	1.39	1.44	1.43	1.47	1.49	1.49	1.34	1.42	1.41	1.43
	1	2	3	4	5	6	7	8	9	10	11	12

1190 Mflop/s
1140
1090
1040
990
940
890
840
790
740
690
640
590
540
490
440
390
340
290
240
190 Mflop/s



berob
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu


Another example of tuning challenges



- More complicated non-zero structure in general
- $N = 16614$
- $NNZ = 1.1M$

berob
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu


Zoom in to top corner



- More complicated non-zero structure in general
- $N = 16614$
- $NNZ = 1.1M$

berob
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu


3x3 blocks look natural, but...



- More complicated non-zero structure in general
- Example: 3x3 blocking
 - Logical grid of 3x3 cells
- But would lead to lots of "fill-in"

berob
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Extra Work Can Improve Efficiency!





- More complicated non-zero structure in general
- Example: 3x3 blocking
 - Logical grid of 3x3 cells
 - Fill-in explicit zeros
 - Unroll 3x3 block multiplies
 - "Fill ratio" = 1.5
- On Pentium III: **1.5x speedup!**
 - Actual mflop rate $1.5^2 = 2.25$ higher


Automatic Register Block Size Selection

- Selecting the $r \times c$ block size
 - **Off-line benchmark**
 - Precompute **Mflops(r,c)** using dense A for each $r \times c$
 - Once per machine/architecture
 - **Run-time “search”**
 - Sample A to estimate **Fill(r,c)** for each $r \times c$
 - **Run-time heuristic model**
 - Choose r, c to minimize **time** \sim **Fill(r,c) / Mflops(r,c)**

Accurate and Efficient Adaptive Fill Estimation

- Idea: Sample matrix
 - Fraction of matrix to sample: $s \in [0,1]$
 - Cost $\sim O(s * nnz)$
 - Control cost by controlling s
 - Search at run-time: the constant matters!
- Control s automatically by computing statistical confidence intervals
 - Idea: Monitor variance
- Cost of tuning
 - Lower bound: convert matrix in 5 to 40 unblocked SpMV
 - Heuristic: 1 to 11 SpMV









Berkeley Benchmarking and Optimization Group
bbob.cs.berkeley.edu

Upper Bounds on Performance for blocked SpMV

- $P = (\text{flops}) / (\text{time})$
 - Flops = $2 * \text{nnz}(A)$
- Lower bound on time: **Two main assumptions**
 - 1. Count **memory ops only** (streaming)
 - 2. Count only compulsory, capacity misses: **ignore conflicts**
 - Account for line sizes
 - Account for matrix size and nnz
- Charge minimum access "latency" α_i at L_i cache & α_{mem}
 - e.g., Saavedra-Barrera and PMAc MAPS benchmarks

$$\text{Time} \geq \sum_{i=1}^K \alpha_i \cdot \text{Hits}_i + \alpha_{\text{mem}} \cdot \text{Hits}_{\text{mem}}$$

$$= \alpha_1 \cdot \text{Loads} + \sum_{i=1}^K (\alpha_{i+1} - \alpha_i) \cdot \text{Misses}_i + (\alpha_{\text{mem}} - \alpha_K) \cdot \text{Misses}_K$$




Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Summary of Other Sequential Performance Optimizations

- Optimizations for SpMV
 - **Register blocking (RB)**: up to **4x** over CSR
 - **Variable block splitting**: **2.1x** over CSR, 1.8x over RB
 - **Diagonals**: **2x** over CSR
 - **Reordering** to create dense structure + **splitting**: **2x** over CSR
 - **Symmetry**: **2.8x** over CSR, 2.6x over RB
 - **Cache blocking**: **2.8x** over CSR
 - **Multiple vectors (SpMM)**: **7x** over CSR
 - And combinations...
- Sparse triangular solve
 - Hybrid sparse/dense data structure: **1.8x** over CSR
- Higher-level kernels
 - $A \cdot A^T \cdot x$, $A^T \cdot A \cdot x$: **4x** over CSR, 1.8x over RB
 - $A^2 \cdot x$: **2x** over CSR, 1.5x over RB
 - $[A \cdot x, A^2 \cdot x, A^3 \cdot x, \dots, A^k \cdot x]$

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Example: Sparse Triangular Factor

- Raefsky4 (structural problem) + SuperLU + colmmd
- $N=19779$, $nnz=12.6 M$

Dense trailing triangle:
dim=2268, 20% of total nz

Can be as high as 90+!
1.8x over CSR

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Cache Optimizations for $AA^T \cdot x$

- **Cache-level: Interleave** multiplication by A, A^T
 - Only fetch A from memory once

$$AA^T \cdot x = (a_1 \cdots a_n) \begin{pmatrix} a_1^T \\ \vdots \\ a_n^T \end{pmatrix} \cdot x = \sum_{i=1}^n a_i (a_i^T x)$$

↑ "axpy"
↑ dot product

- **Register-level:** a_i^T to be $r \times c$ block row, or diag row

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Example: Combining Optimizations (1/2)

- Register blocking, symmetry, multiple (k) vectors
 - Three low-level tuning parameters: r, c, v

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Example: Combining Optimizations (2/2)

- Register blocking, symmetry, and multiple vectors [Ben Lee @ UCB]
 - Symmetric, blocked, 1 vector
 - Up to **2.6x** over nonsymmetric, blocked, 1 vector
 - Symmetric, blocked, k vectors
 - Up to **2.1x** over nonsymmetric, blocked, k vectors
 - Up to **7.3x** over nonsymmetric, nonblocked, 1 vector
 - Symmetric Storage: up to 64.7% savings

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Why so much about SpMV? Contents of the "Sparse Motif"

- What is "sparse linear algebra"?
- Direct solvers for $Ax=b$, least squares
 - Sparse Gaussian elimination, QR for least squares
 - How to choose: crd.lbl.gov/~xiaoye/SuperLU/SparseDirectSurvey.pdf
- Iterative solvers for $Ax=b$, least squares, $Ax= \lambda x$, SVD
 - Used when SpMV only affordable operation on A –
 - Krylov Subspace Methods
 - How to choose
 - For $Ax=b$: www.netlib.org/linalg/html_templates/Templates.html
 - For $Ax= \lambda x$: www.cs.ucdavis.edu/~bai/ET/contents.html
- What about Multigrid?
 - In overlap of sparse and (un)structured grid motifs – details later

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

How to choose an iterative solver - example

```

graph TD
    Q1[A symmetric?] -- No --> Q2[A^T available?]
    Q1 -- Yes --> Q3[A definite?]
    Q2 -- No --> R1[Try GMRES]
    Q2 -- Yes --> Q4[Is storage expensive?]
    Q4 -- No --> R1
    Q4 -- Yes --> R2[Try CGS or Bi-CGSTab or GMRES(k)]
    Q3 -- No --> Q5[Is A well-conditioned?]
    Q5 -- No --> R3[Try QMR]
    Q5 -- Yes --> R4[Try CG on normal equations]
    Q3 -- Yes --> Q6[Is A well-conditioned?]
    Q6 -- No --> R5[Try MINRES or a method for nonsymmetric A]
    Q6 -- Yes --> Q7[Largest and smallest eigenvalues known?]
    Q7 -- No --> R6[Try CG]
    Q7 -- Yes --> R7[Try CG with Chebyshev Accel.]
    
```

All methods (GMRES, CGS,CG...) depend on SpMV (or variations...)
See www.netlib.org/templates/Templates.html for details

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu


Motif/Dwarf: Common Computational Methods (Red Hot → Blue Cool)





	Embed	SPEC	DB	Games	ML	HPC	Health	Image	Speech	Music	Browser
1 Finite State Mach.											
2 Combinational											
3 Graph Traversal											
4 Structured Grid											
5 Dense Matrix											
6 Sparse Matrix											
7 Spectral (FFT)											
8 Dynamic Prog											
9 N-Body											
10 MapReduce											
11 Backtrack/ B&B											
12 Graphical Models											
13 Unstructured Grid											


Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Potential Impact on Applications: Omega3P

- Application: accelerator cavity design [Ko]
- Relevant optimization techniques
 - Symmetric storage
 - Register blocking
 - Reordering, to create more dense blocks
 - Reverse Cuthill-McKee ordering to reduce bandwidth
 - Do Breadth-First-Search, number nodes in reverse order visited
 - Traveling Salesman Problem-based ordering to create blocks
 - Nodes = columns of A
 - Weights(u, v) = no. of nonzeros u, v have in common
 - Tour = ordering of columns
 - Choose maximum weight tour
 - See [Pinar & Heath '97]
- 2.1x speedup on Power 4







How do permutations affect algorithms?

- A = original matrix, $A^P = A$ with permuted rows, columns
- Naïve approach: permute x , multiply $y=A^P x$, permute y
- Faster way to solve $Ax=b$
 - Write $A^P = P^T A P$ where P is a permutation matrix
 - Solve $A^P x^P = P^T b$ for x^P , using SpMV with A^P , then let $x = P x^P$
 - Only need to permute vectors twice, not twice per iteration
- Faster way to solve $Ax = \lambda x$
 - A and A^P have same eigenvalues, no vectors to permute!
 - $A^P x^P = \lambda x^P$ implies $Ax = \lambda x$ where $x = P x^P$
- Where else do optimizations change higher level algorithms? More later...

Tuning SpMV on Multicore

55

Multicore SMPs Used





Intel Xeon E5345 (Clovertown)




AMD Opteron 2356 (Barcelona)

Sun T2+ T5140 (Victoria Falls)

IBM QS20 Cell Blade

56 Source: Sam Williams





Results from
**“Auto-tuning Sparse Matrix-Vector
 Multiplication (SpMV)”**

Samuel Williams, Leonid Oliker, Richard Vuduc,
 John Shalf, Katherine Yelick, James Demmel,
 "Optimization of Sparse Matrix-Vector
 Multiplication on Emerging Multicore Platforms",
 Supercomputing (SC), 2007.

64

berobp
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Test matrices

- Suite of 14 matrices
- All bigger than the caches of our SMPs
- We'll also include a median performance number

2K x 2K Dense matrix stored in sparse format

Dense

Well Structured (sorted by nonzeros/row)

Protein FEM Spheres FEM Cantilever Wind Tunnel FEM Harbor QCD FEM Ship Economics Epidemiology

Poorly Structured hodgepodge

FEM Accelerator Circuit webbase

Extreme Aspect Ratio (linear programming)

LP

Source: Sam Williams 65

berobp
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

SpMV Parallelization

- How do we parallelize a matrix-vector multiplication ?

Source: Sam Williams 66

berobp
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

SpMV Parallelization

- How do we parallelize a matrix-vector multiplication ?
- We could parallelize by columns (sparse matrix time dense sub vector) and in the worst case simplify the random access challenge but:
 - each thread would need to store a temporary partial sum
 - and we would need to perform a reduction (inter-thread data dependency)

Source: Sam Williams 67

berobp
Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

SpMV Parallelization

- How do we parallelize a matrix-vector multiplication ?
- We could parallelize by columns (sparse matrix time dense sub vector) and in the worst case simplify the random access challenge but:
 - each thread would need to store a temporary partial sum
 - and we would need to perform a reduction (inter-thread data dependency)

Source: Sam Williams 68

Berkeley Benchmarking and Optimization Group
babop.cs.berkeley.edu

SpMV Parallelization

- How do we parallelize a matrix-vector multiplication ?
- By rows blocks
- No inter-thread data dependencies, but random access to x

Source: Sam Williams 69

Berkeley Benchmarking and Optimization Group
babop.cs.berkeley.edu

SpMV Performance (simple parallelization)

- Out-of-the box SpMV performance on a suite of 14 matrices
- Simplest solution = parallelization by rows
- Scalability isn't great
- Can we do better?

Source: Sam Williams 70

Berkeley Benchmarking and Optimization Group
babop.cs.berkeley.edu

Summary of Multicore Optimizations

- NUMA - Non-Uniform Memory Access
 - pin submatrices to memories close to cores assigned to them
- Prefetch – values, indices, and/or vectors
 - use exhaustive search on prefetch distance
- Matrix Compression – not just register blocking (BCSR)
 - 32 or 16-bit indices, Block Coordinate format for submatrices
- Cache-blocking
 - 2D partition of matrix, so needed parts of x,y fit in cache


Source: Sam Williams 71

Berkeley Benchmarking and Optimization Group
babop.cs.berkeley.edu

NUMA (Data Locality for Matrices)

- On NUMA architectures, all large arrays should be partitioned either
 - explicitly (multiple malloc()'s + affinity)
 - implicitly (parallelize initialization and rely on first touch)
- You cannot partition on granularities less than the page size
 - 512 elements on x86
 - 2M elements on Niagara
- For SpMV, partition the matrix and perform multiple malloc()'s
- Pin submatrices so they are co-located with the cores tasked to process them

Source: Sam Williams 72



Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Prefetch for SpMV


- SW prefetch injects more MLP into the memory subsystem.
- Supplement HW prefetchers
- Can try to prefetch the
 - values
 - indices
 - source vector
 - or any combination thereof
- In general, should only insert one prefetch per cache line (works best on unrolled code)

```

for(all rows){
  y0 = 0.0;
  y1 = 0.0;
  y2 = 0.0;
  y3 = 0.0;
  for(all tiles in this row){
    PREFETCH(V+i+PFDistance);
    y0+=v[i ]*X[C[i]]
    y1+=v[i+1]*X[C[i]]
    y2+=v[i+2]*X[C[i]]
    y3+=v[i+3]*X[C[i]]
  }
  y[r+0] = y0;
  y[r+1] = y1;
  y[r+2] = y2;
  y[r+3] = y3;
}
  
```

Source: Sam Williams

74



- Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu
- ## Matrix Compression
- Goal: minimize memory traffic
 - Register blocking
 - Choose block size to minimize memory traffic
 - Only power-of-2 block sizes
 - Simplifies search, achieves most of the possible speedup
 - Shorter indices
 - 32-bit, or 16-bit if possible
 - Different sparse matrix formats
 - BCSR – Block compressed sparse row
 - Like CSR but with register blocks
 - BCOO – Block coordinate
 - Stores row and column index of each register block
 - Better on very sparse sub-blocks (see cache blocking later)

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

ILP/DLP vs Bandwidth


- In the multicore era, which is the bigger issue?
 - a lack of ILP/DLP (a major advantage of BCSR)
 - insufficient memory bandwidth per core
- There are many architectures that when running low arithmetic intensity kernels, there is so little available memory bandwidth per core that you won't notice a complete lack of ILP
- Perhaps we should concentrate on **minimizing memory traffic** rather than maximizing ILP/DLP
- Rather than benchmarking every combination, just **Select the register blocking that minimizes the matrix foot print.**

Source: Sam Williams 77

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Matrix Compression Strategies

- Register blocking creates small dense tiles
 - better ILP/DLP
 - reduced overhead per nonzero




- Let each thread select a unique register blocking
- In this work,
 - we only considered power-of-two register blocks
 - select the register blocking that minimizes memory traffic

Source: Sam Williams 78

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Matrix Compression Strategies

- Where possible we may encode indices with less than 32 bits
- We may also select different matrix formats




- In this work,
 - we considered 16-bit and 32-bit indices (relative to thread's start)
 - we explored BCSR/BCOO (GCSR in book chapter)

Source: Sam Williams 79

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

SpMV Performance



- After maximizing memory bandwidth, the only hope is to minimize memory traffic.
- Compression: exploit
 - register blocking
 - other formats
 - smaller indices
- Use a traffic minimization **heuristic** rather than search
- Benefit is clearly matrix-dependent.
- Register blocking enables efficient software prefetching (one per cache line)

Source: Sam Williams 80

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Cache blocking for SpMV (Data Locality for Vectors)

- Store entire submatrices contiguously
- The columns spanned by each cache block are selected to use same space in cache, i.e. access same number of $x(i)$
- TLB blocking is a similar concept but instead of on 8 byte granularities, it uses 4KB granularities

Source: Sam Williams 81

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Cache blocking for SpMV (Data Locality for Vectors)

- Store entire submatrices contiguously
- The columns spanned by each cache block are selected to use same space in cache, i.e. access same number of $x(i)$
- TLB blocking is a similar concept but instead of on 8 byte granularities, it uses 4KB granularities

Source: Sam Williams 82

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Auto-tuned SpMV Performance (cache and TLB blocking)

- Fully auto-tuned SpMV performance across the suite of matrices
- Why do some optimizations work better on some architectures?
- **matrices with naturally small working sets**
- **architectures with giant caches**

Source: Sam Williams 83

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu


Auto-tuned SpMV Performance (architecture specific optimizations)

- Fully auto-tuned SpMV performance across the suite of matrices
- Included SPE/local store optimized version
- Why do some optimizations work better on some architectures?

Source: Sam Williams 84

Auto-tuned SpMV Performance

(max speedup)



85

Optimized Sparse Kernel Interface - pOSKI


bebop.cs.berkeley.edu/poski

- Provides sparse kernels automatically tuned for user's matrix & machine
 - BLAS-style functionality: SpMV, Ax & $A^T y$
 - Hides complexity of run-time tuning
- Based on OSKI – bebop.cs.berkeley.edu/oski
 - Autotuner for sequential sparse matrix operations:
 - SpMV (Ax and $A^T x$), $A^T Ax$, solve sparse triangular systems, ...
 - So far pOSKI only does multicore optimizations of SpMV
 - Up to 4.5x faster SpMV (Ax) on Intel Sandy Bridge E
- Work by the Berkeley Benchmarking and Optimization (BeBop) group

Optimizations in pOSKI, so far

- Fully automatic heuristics for
 - Sparse matrix-vector multiply (Ax , $A^T x$)
 - Register-level blocking, Thread-level blocking
 - SIMD, software prefetching, software pipelining, loop unrolling
 - NUMA-aware allocations
- “Plug-in” extensibility
 - Very advanced users may write their own heuristics, create new data structures/code variants and dynamically add them to the system, using embedded scripting language Lua
- Other optimizations that could be added
 - Cache-level blocking, Reordering (RCM, TSP), variable block structure, index compressing, Symmetric storage, etc.

How the pOSKI Tunes (Overview)



Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu



How the pOSKI Tunes (Overview)

- At library build/install-time
 - Generate code variants
 - Code generator (Python) generates code variants for various implementations
 - Collect benchmark data
 - Measures and records speed of possible sparse data structure and code variants on target architecture
 - Select best code variants & benchmark data
 - prefetching distance, SIMD implementation
 - Installation process uses standard, portable GNU AutoTools
- At run-time
 - Library “tunes” using heuristic models
 - Models analyze user’s matrix & benchmark data to choose optimized data structure and code
 - User may re-collect benchmark data with user’s sparse matrix (under development)
 - Non-trivial tuning cost: up to ~40 mat-vecs
 - Library limits the time it spends tuning based on estimated workload
 - provided by user or inferred by library
 - User may reduce cost by saving tuning results for application on future runs with same or similar matrix (under development)

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

How to Call pOSKI: Basic Usage

- May gradually migrate existing apps
 - Step 1: “Wrap” existing data structures
 - Step 2: Make BLAS-like kernel calls

```
int* ptr = ..., *ind = ...; double* val = ...; /* Matrix, in CSR format */
double* x = ..., *y = ...; /* Let x and y be two dense vectors */

/* Compute y = beta*y + alpha*A*x, 500 times */
for( i = 0; i < 500; i++ )
  my_matmult( ptr, ind, val, alpha, x, beta, y );
```

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

How to Call pOSKI: Basic Usage

- May gradually migrate existing apps
 - Step 1: “Wrap” existing data structures
 - Step 2: Make BLAS-like kernel calls

```
int* ptr = ..., *ind = ...; double* val = ...; /* Matrix, in CSR format */
double* x = ..., *y = ...; /* Let x and y be two dense vectors */
/* Step 1: Create a default pOSKI thread object */
poski_threadarg_t *poski_thread = poski_InitThread();
/* Step 2: Create pOSKI wrappers around this data */
poski_mat_t A_tunable = poski_CreateMatCSR(ptr, ind, val, nrows, ncols,
nnz, SHARE_INPUTMAT, poski_thread, NULL, ...);
poski_vec_t x_view = poski_CreateVecView(x, ncols, UNIT_STRIDE, NULL);
poski_vec_t y_view = poski_CreateVecView(y, nrows, UNIT_STRIDE, NULL);

/* Compute y = beta*y + alpha*A*x, 500 times */
for( i = 0; i < 500; i++ )
  my_matmult( ptr, ind, val, alpha, x, beta, y );
```

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

How to Call pOSKI: Basic Usage

- May gradually migrate existing apps
 - Step 1: “Wrap” existing data structures
 - Step 2: Make BLAS-like kernel calls

```
int* ptr = ..., *ind = ...; double* val = ...; /* Matrix, in CSR format */
double* x = ..., *y = ...; /* Let x and y be two dense vectors */
/* Step 1: Create a default pOSKI thread object */
poski_threadarg_t *poski_thread = poski_InitThread();
/* Step 2: Create pOSKI wrappers around this data */
poski_mat_t A_tunable = poski_CreateMatCSR(ptr, ind, val, nrows, ncols,
nnz, SHARE_INPUTMAT, poski_thread, NULL, ...);
poski_vec_t x_view = poski_CreateVecView(x, ncols, UNIT_STRIDE, NULL);
poski_vec_t y_view = poski_CreateVecView(y, nrows, UNIT_STRIDE, NULL);

/* Step 3: Compute y = beta*y + alpha*A*x, 500 times */
for( i = 0; i < 500; i++ )
  poski_MatMult(A_tunable, OP_NORMAL, alpha, x_view, beta, y_view);
```

How to Call pOSKI: Tune with Explicit Hints

- User calls “tune” routine (optional)
 - May provide explicit tuning hints

```
poski_mat_t A_tunable = poski_CreateMatCSR( ... );
/* ... */
/* Tell pOSKI we will call SpMV 500 times (workload hint) */
poski_TuneHint_MatMult(A_tunable, OP_NORMAL,  $\alpha$ , x_view,  $\beta$ , y_view, 500);
/* Tell pOSKI we think the matrix has 8x8 blocks (structural hint) */
poski_TuneHint_Structure(A_tunable, HINT_SINGLE_BLOCKSIZE, 8, 8);

/* Ask pOSKI to tune */
poski_TuneMat(A_tunable);

for( i = 0; i < 500; i++ )
    poski_MatMult(A_tunable, OP_NORMAL,  $\alpha$ , x_view,  $\beta$ , y_view);
```

How to Call pOSKI: Implicit Tuning

- Ask library to infer workload (optional)
 - Library profiles all kernel calls
 - May periodically re-tune

```
poski_mat_t A_tunable = poski_CreateMatCSR( ... );
/* ... */

for( i = 0; i < 500; i++ ) {
    poski_MatMult(A_tunable, OP_NORMAL,  $\alpha$ , x_view,  $\beta$ , y_view);
    poski_TuneMat(A_tunable); /* Ask pOSKI to tune */
}
```

How to Call pOSKI: Modify a thread object

- Ask library to infer thread hints (optional)
 - Number of threads
 - Threading model (ThreadPool, Pthread, OpenMP)
 - Default: ThreadPool, #threads=#available cores on system

```
poski_threadarg_t *poski_thread = poski_InitThread();

/* Ask pOSKI to use 8 threads with OpenMP */
poski_ThreadHints(poski_thread, NULL, OPENMP, 8);

poski_mat_t A_tunable = poski_CreateMatCSR( ..., poski_thread, ... );


poski_MatMult( ... );
```

How to Call pOSKI: Modify a partition object

- Ask library to infer partition hints (optional)
 - Number of partitions
 - #partition = $k \times \#threads$
 - Partitioning model (OneD, SemiOneD, TwoD)
 - Default: OneD, #partitions = #threads

```
Matrix:
/* Ask pOSKI to partition 16 sub-matrices using SemiOneD */
poski_partitionarg_t *pmat = poski_PartitionMatHints(SemiOneD, 16);
poski_mat_t A_tunable = poski_CreateMatCSR( ..., pmat, ... );

Vector:
/* Ask pOSKI to partition a vector for SpMV input vector based on A_tunable */
poski_partitionVec_t *pvec = poski_PartitionVecHints(A_tunable,
    KERNEL_MatMult, OP_NORMAL, INPUTVEC);
poski_vec_t x_view = poski_CreateVec( ..., pvec);
```



- Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu
- ### Is tuning SpMV all we can do?
- Iterative methods all depend on it
 - But speedups are limited
 - Just 2 flops per nonzero
 - Communication costs dominate
 - Can we beat this bottleneck?
 - Need to look at next level in stack:
 - What do algorithms that use SpMV do?
 - Can we reorganize them to avoid communication?
 - Only way significant speedups will be possible

- Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu
- ### Tuning Higher Level Algorithms than SpMV
- We almost always do many SpMVs, not just one
 - “Krylov Subspace Methods” (KSMs) for $Ax=b$, $Ax = \lambda x$
 - Conjugate Gradients, GMRES, Lanczos, ...
 - Do a sequence of k SpMVs to get vectors $[x_1, \dots, x_k]$
 - Find best solution x as linear combination of $[x_1, \dots, x_k]$
 - Main cost is k SpMVs
 - Since communication usually dominates, can we do better?
 - Goal: make communication cost independent of k
 - Parallel case: $O(\log P)$ messages, not $O(k \log P)$ - optimal
 - same bandwidth as before
 - Sequential case: $O(1)$ messages and bandwidth, not $O(k)$ - optimal
 - Achievable when matrix partitionable with low surface-to-volume ratio

Berkeley Benchmarking and Optimization Group
bobop.cs.berkeley.edu

Communication Avoiding Kernels

The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$
- Works for any “well-partitioned” A

Optimization Group
 Communication Avoiding Kernels: $[Ax, A^2x, \dots, A^kx]$
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 Communication Avoiding Kernels: $[Ax, A^2x, \dots, A^kx]$
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 Communication Avoiding Kernels: $[Ax, A^2x, \dots, A^kx]$
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 Communication Avoiding Kernels: $[Ax, A^2x, \dots, A^kx]$
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$

- Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Sequential Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Sequential Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Sequential Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Sequential Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Optimization Group
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

- Example: A tridiagonal, $n=32$, $k=3$
- Each processor communicates once with neighbors

Optimization Group
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

- Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

Example: A tridiagonal, $n=32$, $k=3$

Communication Avoiding Kernels: Optimization Group, op. cs.berkeley.edu
 The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

Example: A tridiagonal, $n=32$, $k=3$

- Each processor works on (overlapping) trapezoid

Communication Avoiding Kernels: The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

Same idea works for general sparse matrices

Simple block-row partitioning (hyper)graph partitioning →

Top-to-bottom processing → Traveling Salesman Problem

Communication Avoiding Kernels: The Matrix Powers Kernel : $[Ax, A^2x, \dots, A^kx]$

- Replace k iterations of $y = A \cdot x$ with $[Ax, A^2x, \dots, A^kx]$
- Parallel Algorithm

- Example: A tridiagonal, $n=32$, $k=3$
- Entries in overlapping regions (triangles) computed redundantly

Locally Dependent Entries for $[x, Ax, \dots, A^8x]$, A tridiagonal





2 processors

Can be computed without communication
 $k=8$ fold reuse of A

Remotely Dependent Entries for $[x, Ax, \dots, A^8x]$, A tridiagonal

2 processors

One message to get data needed to compute remotely dependent entries, *not* $k=8$



berob
Berkeley Benchmarking and Optimization Group
bebop.cs.berkeley.edu

Performance Results

- Measured Multicore (Clovertown) speedups up to 6.4x
- Measured/Modeled sequential OOC speedup up to 3x
- Modeled parallel Petascale speedup up to 6.9x
- Modeled parallel Grid speedup up to 22x
- Sequential speedup due to bandwidth, works for many problem sizes
- Parallel speedup due to latency, works for smaller problems on many processors
- Multicore results used both techniques

berob
Berkeley Benchmarking and Optimization Group
bebop.cs.berkeley.edu

Avoiding Communication in Iterative Linear Algebra

- k-steps of typical iterative solver for sparse $Ax=b$ or $Ax = \lambda x$
 - Does k SpMV's with starting vector
 - Finds “best” solution among all linear combinations of these k+1 vectors
 - Many such “Krylov Subspace Methods”
 - Conjugate Gradients, GMRES, Lanczos, Arnoldi, ...
- Goal: minimize communication in Krylov Subspace Methods
 - Assume matrix “well-partitioned,” with modest surface-to-volume ratio
 - Parallel implementation
 - Conventional: $O(k \log p)$ messages, because k calls to SpMV
 - **New: $O(\log p)$ messages - optimal**
 - Serial implementation
 - Conventional: $O(k)$ moves of data from slow to fast memory
 - **New: $O(1)$ moves of data – optimal**
- Lots of speed up possible (modeled and measured)
 - Price: some redundant computation
- Much prior work
 - See theses of Mark Hoemmen, Erin Carson, other papers at bebop.cs.berkeley.edu


berob
Berkeley Benchmarking and Optimization Group
bebop.cs.berkeley.edu


Minimizing Communication of GMRES to solve $Ax=b$

- GMRES: find x in $\text{span}\{b, Ab, \dots, A^k b\}$ minimizing $\|Ax - b\|_2$
- Cost of k steps of standard GMRES vs new GMRES

<p>Standard GMRES</p> <pre> for i=1 to k w = A · v(i-1) MGS(w, v(0), ..., v(i-1)) update v(i), H endfor solve LSQ problem with H </pre>	<p>Communication-avoiding GMRES</p> <pre> W = [v, Av, A^2v, ..., A^k v] [Q,R] = TSQR(W) ... “Tall Skinny QR” Build H from R, solve LSQ problem </pre>
<p>Sequential: #words_moved =</p> <ul style="list-style-type: none"> $O(k \cdot \text{nnz})$ from SpMV $+ O(k^2 \cdot n)$ from MGS <p>Parallel: #messages =</p> <ul style="list-style-type: none"> $O(k)$ from SpMV $+ O(k^2 \cdot \log p)$ from MGS 	<p>Sequential: #words_moved =</p> <ul style="list-style-type: none"> $O(\text{nnz})$ from SpMV $+ O(k \cdot n)$ from TSQR <p>Parallel: #messages =</p> <ul style="list-style-type: none"> $O(1)$ from computing W $+ O(\log p)$ from TSQR

•Oops – W from power method, precision lost!





CA-BiCGStab

```

Compute  $r_0 = b - Ax_0$ . Choose  $r_0^*$  arbitrary.
Set  $p_0 = r_0$ ,  $q_{-1} = 0_{N \times 1}$ .
For  $k = 0, 1, \dots$  until convergence, Do
     $P = [p_{sk}, Ap_{sk}, \dots, A^s p_{sk}]$ 
     $Q = [q_{sk-1}, Aq_{sk-1}, \dots, A^s q_{sk-1}]$ 
     $R = [r_{sk}, Ar_{sk}, \dots, A^s r_{sk}]$ 
    //Compute the  $1 \times (3s+3)$  Gram vector.
     $g = (r_0^*)^T [P, Q, R]$ 
    //Compute the  $(3s+3) \times (3s+3)$  Gram matrix
     $G = \begin{bmatrix} P^T \\ Q^T \\ R^T \end{bmatrix} \begin{bmatrix} P & Q & R \end{bmatrix}$ 
    For  $\ell = 0$  to  $s$ ,
         $b_\ell^T = [B_1(\cdot, \ell)^T, 0_{s+1}^T, 0_{s+1}^T]^T$ 
         $c_{s-k-1}^T = [0_{s+1}^T, B_2(\cdot, \ell)^T, 0_{s+1}^T]^T$ 
         $d_k = [0_{s+1}^T, 0_{s+1}^T, B_3(\cdot, \ell)^T]^T$ 
        1. Compute  $r_0 := b - Ax_0$ ;  $r_0^*$  arbitrary;
        2.  $p_0 = r_0$ ;
        3. For  $j = 0, 1, \dots$  until convergence Do;
        4.  $\alpha_j := \frac{(r_j, r_0^*)}{(Ar_j, r_0^*)}$ ;
        5.  $\beta_j := \frac{(Ar_j, r_j)}{(Ar_j, Ar_j)}$ ;
        6.  $x_{j+1} := x_j + \alpha_j p_j + \omega_j p_j$ ;
        7.  $r_{j+1} := r_j - \omega_j Ar_j$ ;
        8.  $\beta_j := \frac{(r_{j+1}, r_{j+1})}{(r_j, r_j)}$ ;
        9.  $p_{j+1} := r_{j+1} + \beta_j (p_j - \omega_j Ap_j)$ ;
        10.
        11. EndDo
    EndDo

```

- ### Sample Application Speedups
- Geometric Multigrid (GMG) w CA Bottom Solver
 - Compared BICGSTAB vs. CA-BICGSTAB with $s = 4$
 - Hopper at NERSC (Cray XE6), weak scaling: Up to 4096 MPI processes (24,576 cores total)
 - Speedups for miniGMG benchmark (HPGMG benchmark predecessor)
 - 4.2x in bottom solve, 2.5x overall GMG solve
 - Implemented as a solver option in BoxLib and CHOMBO AMR frameworks
 - 3D LMC (a low-mach number combustion code)
 - 2.5x in bottom solve, 1.5x overall GMG solve
 - 3D Nyx (an N-body and gas dynamics code)
 - 2x in bottom solve, 1.15x overall GMG solve
 - Solve Horn-Schunck Optical Flow Equations
 - Compared CG vs. CA-CG with $s = 3$, 43% faster on NVIDIA GT 640 GPU

President Obama cites Communication-Avoiding Algorithms in the FY 2012 Department of Energy Budget Request to Congress:

“New Algorithm Improves Performance and Accuracy on Extreme-Scale Computing Systems. On modern computer architectures, communication between processors takes longer than the performance of a floating point arithmetic operation by a given processor. ASCR researchers have developed a new method, derived from commonly used linear algebra methods, to minimize communications between processors and the memory hierarchy, by reformulating the communication patterns specified within the algorithm. This method has been implemented in the TRILINOS framework, a highly-regarded suite of software, which provides functionality for researchers around the world to solve large scale, complex multi-physics problems.”

FY 2010 Congressional Budget, Volume 4, FY2010 Accomplishments, Advanced Scientific Computing Research (ASCR), pages 65-67.

CA-GMRES (Hoemmen, Mohiyuddin, Yelick, JD)
 “Tall-Skinny” QR (Grigori, Hoemmen, Langou, JD)

Tuning space for Krylov Methods

- Many different algorithms (GMRES, BiCGStab, CG, Lanczos, ...), polynomials, preconditioning
- Classifications of sparse operators for avoiding communication
 - Explicit indices or nonzero entries cause most communication, along with vectors
 - Ex: With stencils (all implicit) all communication for vectors

		Indices	
		Explicit (O(nnz))	Implicit (o(nnz))
Nonzero entries	Explicit (O(nnz))	CSR and variations	Vision, climate, AMR, ...
	Implicit (o(nnz))	Graph Laplacian	Stencils

- Operations
 - $[x, Ax, A^2x, \dots, A^kx]$ or $[x, p_1(A)x, p_2(A)x, \dots, p_k(A)x]$
 - Number of columns in x
 - $[x, Ax, A^2x, \dots, A^kx]$ and $[y, A^T y, (A^T)^2 y, \dots, (A^T)^k y]$, or $[y, A^T A y, (A^T A)^2 y, \dots, (A^T A)^k y]$, or return all vectors or just last one
- Cotuning and/or interleaving
 - $W = [x, Ax, A^2x, \dots, A^kx]$ and $\{TSQR(W) \text{ or } W^T W \text{ or } \dots\}$
 - Ditto, but throw away W

Possible Class Projects

- Come to BEBOP meetings (Th 12:30 – 2, 380 Soda)
- Experiment with SpMV on different architectures
 - Which optimizations are most effective?
- Try to speed up particular matrices of interest
 - Data mining, “bottom solver” from AMR
- Explore tuning space of $[x, Ax, \dots, A^kx]$ kernel
 - Different matrix representations (last slide)
 - New Krylov subspace methods, preconditioning
- Experiment with new frameworks (SPF, Halide)
- More details available

Extra Slides