Preliminary Design Issues

• Design of cache controller and tags

  • Both processor and bus need to look up

• How and when to present snoop results on bus

• Dealing with write-backs

• Overall set of actions for memory operation not atomic

  • Can introduce race conditions

• atomic operations

• New issues deadlock, livelock, starvation, serialization, etc.

Previous slide

Next slide

Back to first slide

View graphic version