

# EECS 252 Graduate Computer Architecture

## Lec 9 – Precise Exceptions

David Culler  
Electrical Engineering and Computer Sciences  
University of California, Berkeley

<http://www.eecs.berkeley.edu/~culler>  
<http://www-inst.eecs.berkeley.edu/~cs252>

## Exception

- Unprogrammed change of control flow


2/15/2005

CS252S05 L9 Exceptions

2

## Example 1: Device Interrupt

(Say, arrival of network message)




2/15/2005

CS252S05 L9 Exceptions

3

## Example 2: Page Fault



2/15/2005

CS252S05 L9 Exceptions

4

## Exception classifications

- **Traps:** relevant to the current process
  - Faults, arithmetic traps, and system "calls"
  - Invoke software on behalf of the currently executing process
- **Interrupts:** caused by asynchronous, outside events
  - I/O devices requiring service (DISK, network)
  - Clock interrupts (real time scheduling)
- **Machine Checks:** caused by serious hardware failure
  - Not always restartable
  - Indicate that bad things have happened.
    - » Non-recoverable ECC error
    - » Machine room fire
    - » Power outage

2/15/2005

CS252S05 L9 Exceptions

5

## A related classification: Synchronous vs. Asynchronous

- **Synchronous:** means related to the instruction stream, i.e. during the execution of an instruction
  - Must stop an instruction that is currently executing
  - Page fault on load or store instruction
  - Arithmetic exception
  - Software Trap Instructions
- **Asynchronous:** means unrelated to the instruction stream, i.e. caused by an outside event.
  - Does not have to disrupt instructions that are already executing
  - Interrupts are asynchronous
  - Machine checks are asynchronous
- **SemiSynchronous (or high-availability interrupts):**
  - Caused by external event but may have to disrupt current instructions in order to guarantee service

2/15/2005

CS252S05 L9 Exceptions

6

## Can we have fast interrupts?

**Fine Grain Interrupt**

```

add    ...
subi   r4, r1, #4
slli   r4, r4, #2
HiCCup (!)
lw     r2, 0(r4)
lw     r3, 4(r4)
add    r2, r2, r3
sw     8(r4), r2
...

```

**Supervisor Mode**

```

lw     r1, 20(r0)
lw     r2, 0(r1)
addi   r3, r0, #5
sw     0(r1), r3
...

```

Could be interrupted by disk

- Pipeline Drain: Can be very Expensive
- Priority Manipulations
- Register Save/Restore
  - 128 registers + cache misses + etc.

2/15/2005 CS252S05 L9 Exceptions 7

## SPARC (and RISC I) had register windows

- On interrupt or procedure call, simply switch to a different set of registers
- Really saves on interrupt overhead
  - Interrupts can happen at any point in the execution, so compiler cannot help with knowledge of live registers.
  - Conservative handlers must save all registers
  - Short handlers might be able to save only a few, but this analysis is complicated
- Not as big a deal with procedure calls
  - Original statement by Patterson was that Berkeley didn't have a compiler team, so they used a hardware solution
  - Good compilers can allocate registers across procedure boundaries
  - Good compilers know what registers are live at any one time
- However, register windows have returned!
  - IA64 has them
  - Many other processors have shadow registers for interrupts

2/15/2005 CS252S05 L9 Exceptions 8

## Supervisor State

- Typically, processors have some amount of state that user programs are not allowed to touch.
  - Page mapping hardware/TLB
    - » TLB prevents one user from accessing memory of another
    - » TLB protection prevents user from modifying mappings
  - Interrupt controllers -- User code prevented from crashing machine by disabling interrupts. Ignoring device interrupts, etc.
  - Real-time clock interrupts ensure that users cannot lockup/crash machine even if they run code that goes into a loop:
    - » "Preemptive Multitasking" vs "non-preemptive multitasking"
- Access to hardware devices restricted
  - Prevents malicious user from stealing network packets
  - Prevents user from writing over disk blocks
- Distinction made with at least two-levels: **USER/SYSTEM** (one hardware mode-bit)
  - x86 architectures actually provide 4 different levels, only two usually used by OS (or only 1 in older Microsoft OSs)

2/15/2005 CS252S05 L9 Exceptions 9

## Entry into Supervisor Mode

- Entry into supervisor mode typically happens on interrupts, exceptions, and special trap instructions.
- Entry goes through kernel instructions:
  - interrupts, exceptions, and trap instructions change to supervisor mode, then jump (indirectly) through table of instructions in kernel

```

intvec: j      handle_int0
        j      handle_int1
        ...
        j      handle_fp_except0
        ...
        j      handle_trap0
        j      handle_trap1

```

- OS "System Calls" are just trap instructions:
 

```

read(fd,buffer,count) => st 20(r0),r1
                        st 24(r0),r2
                        st 28(r0),r3
                        trap $READ

```

- OS overhead can be serious concern for achieving fast interrupt behavior.

2/15/2005 CS252S05 L9 Exceptions 10

## Precise Interrupts/Exceptions

- An interrupt or exception is considered *precise* if there is a single instruction (or interrupt point) for which:
  - All instructions before that have committed their state
  - No following instructions (including the interrupting instruction) have modified any state.
- This means, that you can restart execution at the interrupt point and "get the right answer"
  - Implicit in our previous example of a device interrupt:
    - » Interrupt point is at first `lw` instruction

**External Interrupt**

```

add    ...
subi   r4, r1, #4
slli   r4, r4, #2
HiCCup (!)
lw     r2, 0(r4)
lw     r3, 4(r4)
add    r2, r2, r3
sw     8(r4), r2
...

```

**Supervisor Mode**

```

lw     r1, 20(r0)
lw     r2, 0(r1)
addi   r3, r0, #5
sw     0(r1), r3
...

```

Int handler

2/15/2005 CS252S05 L9 Exceptions 11

## Precise interrupt point may require multiple PCs

```

addi   r4, r3, #4
sub    r1, r2, r3
PC:   bne r1, there
PC+4: and r2, r3, r5
<other insts>

```

Interrupt point described as <PC,PC+4>

```

addi   r4, r3, #4
sub    r1, r2, r3
PC:   bne r1, there
PC+4: and r2, r3, r5
<other insts>

```

Interrupt point described as:  
 <PC+4,there> (branch was taken)  
 or  
 <PC+4,PC+8> (branch was not taken)

- On SPARC, interrupt hardware produces "pc" and "npc" (next pc)
- On MIPS, only "pc" -- must fix point in software

2/15/2005 CS252S05 L9 Exceptions 12

## Why are precise interrupts desirable?

- Many types of interrupts/exceptions need to be restartable. Easier to figure out what actually happened:

- I.e. TLB faults. Need to fix translation, then restart load/store
- IEEE gradual underflow, illegal operation, etc:

e.g. Suppose you are computing:  $f(x) = \frac{\sin(x)}{x}$   
 Then, for  $x \rightarrow 0$   
 $f(0) = \frac{0}{0} \Rightarrow NaN + illegal\_operation$

Want to take exception, replace NaN with 1, then restart.

- Restartability doesn't require preciseness. However, preciseness makes it a lot easier to restart.
- Simplify the task of the operating system a lot
  - Less state needs to be saved away if unloading process.
  - Quick to restart (making for fast interrupts)

2/15/2005

CS252S05 L9 Exceptions

13


## Approximations to precise interrupts

- Hardware has imprecise state at time of interrupt
- Exception handler must figure out how to find a precise PC at which to restart program.

- Emulate instructions that may remain in pipeline

- Example: SPARC allows limited parallelism between FP and integer core:

- possible that integer instructions #1 - #4 have already executed at time that the first floating instruction gets a recoverable exception
- Interrupt handler code must fixup <float 1>, then emulate both <float 1> and <float 2>
- At that point, precise interrupt point is integer instruction #5.



- Vax had string move instructions that could be in middle at time that page-fault occurred.

- Could be arbitrary processor state that needs to be restored to restart execution.

2/15/2005

CS252S05 L9 Exceptions

14

## Precise Exceptions in simple 5-stage pipeline:


- Exceptions may occur at different stages in pipeline (i.e. out of order):
  - Arithmetic exceptions occur in execution stage
  - TLB faults can occur in instruction fetch or memory stage
- What about interrupts? The doctor's mandate of "do no harm" applies here: try to interrupt the pipeline as little as possible
- All of this solved by tagging instructions in pipeline as "cause exception or not" and wait until end of memory stage to flag exception
  - Interrupts become marked NOPs (like bubbles) that are placed into pipeline instead of an instruction.
  - Assume that interrupt condition persists in case NOP flushed
  - Clever instruction fetch might start fetching instructions from interrupt vector, but this is complicated by need for supervisor mode switch, saving of one or more PCs, etc

2/15/2005

CS252S05 L9 Exceptions

15

## Another look at the exception problem



- Use pipeline to sort this out!
  - Pass exception status along with instruction.
  - Keep track of PCs for every instruction in pipeline.
  - Don't act on exception until it reaches WB stage
- Handle interrupts through "faulting noop" in IF stage
- When instruction reaches WB stage:
  - Save PC  $\Rightarrow$  EPC, Interrupt vector addr  $\Rightarrow$  PC
  - Turn all instructions in earlier stages into noops!

2/15/2005

CS252S05 L9 Exceptions

16

## How to achieve precise interrupts when instructions executing in arbitrary order?


- Jim Smith's classic paper discusses several methods for getting precise interrupts:
  - In-order instruction completion
  - Reorder buffer
  - History buffer
  - Future buffer

2/15/2005

CS252S05 L9 Exceptions

17

## Problem: "Fetch" unit



- Instruction fetch decoupled from execution
- Often issue logic (+ rename) included with Fetch

2/15/2005

CS252S05 L9 Exceptions

18

## Branches must be resolved quickly for loop overlap!

- In our loop-unrolling example, we relied on the fact that branches were under control of "fast" integer unit in order to get overlap!

```

Loop:   LD      F0      0      R1
        MULTD   F4     F0     F2
        SD      F4     0      R1
        SUBI   R1     R1     #8
        BNEZ   R1     Loop
    
```

- What happens if branch depends on result of multd??
  - We completely lose all of our advantages!
  - Need to be able to "predict" branch outcome.
  - If we were to predict that branch was taken, this would be right most of the time.
- Problem **much** worse for superscalar machines!

2/15/2005

CS252S05 L9 Exceptions

19

## Prediction: Branches, Dependencies, Data

- Prediction has become essential to getting good performance from scalar instruction streams.
- We will discuss predicting branches. However, architects are now predicting everything: *data dependencies, actual data, and results of groups of instructions*:
  - At what point does computation become a probabilistic operation + verification?
  - We are pretty close with control hazards already...
- Why does prediction work?
  - Underlying algorithm has regularities.
  - Data that is being operated on has regularities.
  - Instruction sequence has redundancies that are artifacts of way that humans/compiler think about problems.
- Prediction  $\Rightarrow$  Compressible information streams?

2/15/2005

CS252S05 L9 Exceptions

20

## What about Precise Exceptions/Interrupts?

- Both Scoreboard and Tomasulo have:
  - In-order issue, out-of-order execution, out-of-order completion
- Recall: An interrupt or exception is *precise* if there is a single instruction for which:
  - All instructions before that have committed their state
  - No following instructions (including the interrupting instruction) have modified any state.
- Need way to resynchronize execution with instruction stream (i.e. with issue-order)
  - Easiest way is with *in-order completion* (i.e. reorder buffer)
  - Other Techniques (Smith paper): Future File, History Buffer


2/15/2005

CS252S05 L9 Exceptions

21

## Reorder Buffer

- Idea:
  - record instruction issue order
  - Allow them to execute out of order
  - Reorder them so that they commit in-order
- On issue:
  - Reserve slot at tail of ROB
  - Record dest reg, PC
  - Tag u-op with ROB slot
- Done execute
  - Deposit result in ROB slot
  - Mark exception state
- WB head of ROB
  - Check exception, handle
  - Write register value, or
  - Commit the store




2/15/2005

CS252S05 L9 Exceptions

22

## Reorder Buffer + Forwarding

- Idea:
  - Forward uncommitted results to later uncommitted operations
- Trap
  - Discard remainder of ROB
- Opfetch / Exec
  - Match source reg against all dest regs in ROB
  - Forward last (once available)




2/15/2005

CS252S05 L9 Exceptions

23

## Reorder Buffer + Forwarding + Speculation

- Idea:
  - Issue branch into ROB
  - Mark with prediction
  - Fetch and issue predicted instructions speculatively
  - Branch must resolve before leaving ROB
  - Resolve correct
    - Commit following instr
  - Resolve incorrect
    - Mark following instr in ROB as invalid
    - Let them clear









2/15/2005

CS252S05 L9 Exceptions

24









### Explicit register renaming: R10000 Freelist Management

Current Map Table

---	---	Done?
F0 P32	ADD P40, P38, P6	y
F4 P4	LD P38, 0 (R3)	y
---	BNE P36, <...>	N
F2 P2	DIV P36, P34, P6	N
F10 P10	ADD P34, P4, P32	y
F0 P0	LD P32, 10 (R2)	N

Freelist

Checkpoint at BNE instruction

52S05 L9 Exceptions 43

### Explicit register renaming: R10000 Freelist Management

Current Map Table

---	---	Done?
F0 P32	ADD P40, P38, P6	y
F4 P4	LD P38, 0 (R3)	y
---	BNE P36, <...>	N
F2 P2	DIV P36, P34, P6	N
F10 P10	ADD P34, P4, P32	y
F0 P0	LD P32, 10 (R2)	y

Freelist

Checkpoint at BNE instruction

52S05 L9 Exceptions 44

### Explicit register renaming: R10000 Freelist Management

Current Map Table

---	---	Done?
F2 P2	DIV P36, P34, P6	N
F10 P10	ADD P34, P4, P32	y
F0 P0	LD P32, 10 (R2)	y

Freelist

Speculation error fixed by restoring map table and freelist

Checkpoint at BNE instruction

52S05 L9 Exceptions 45

### Summary

- Control flow causes lots of trouble with pipelining
  - Other hazards can be "fixed" with more transistors or forwarding
  - We will spend a lot of time on branch prediction techniques
- Some pre-decode techniques can transform dynamic decisions into static ones (VLIW-like)
  - Beginnings of dynamic compilation techniques
- Interrupts and Exceptions either interrupt the current instruction or happen between instructions
  - Possibly large quantities of state must be saved before interrupting
- Machines with *precise exceptions* provide one single point in the program to restart execution
  - All instructions before that point have completed
  - No instructions after or including that point have completed
- Hardware techniques exist for precise exceptions even in the face of out-of-order execution!
  - Important enabling factor for out-of-order execution

2/15/2005 CS252S05 L9 Exceptions 46

### Alternative: Polling (again, for arrival of network message)

```

Disable Network Intr
...
subi r4, r1, #4
slli r4, r4, #2
lw r2, 0 (r4)
lw r3, 4 (r4)
add r2, r2, r3
sw 8 (r4), r2
lw r1, 12 (r0)
beq r1, no_mess
lw r1, 20 (r0)
lw r2, 0 (r1)
addi r3, r0, #5
sw 0 (r1), r3
Clear Network Intr
no_mess:
    
```

External Interrupt

Poling Point (check device register)

"Handler"

2/15/2005 CS252S05 L9 Exceptions 47

### Interrupt Priorities Must be Handled

```

...
add r1, r2, r3
subi r4, r1, #4
slli r4, r4, #2
Hiccup (!)
lw r2, 0 (r4)
lw r3, 4 (r4)
add r2, r2, r3
sw 8 (r4), r2
    
```

Network Interrupt

PC saved  
Disable All Ints  
Supervisor Mode

Raise priority  
Reenable All Ints  
Save registers

Restore PC  
User Mode

Restore registers  
Clear current Int  
Disable All Ints  
Restore priority  
RTE

Could be interrupted by disk

Note that priority must be raised to avoid recursive interrupts!

2/15/2005 CS252S05 L9 Exceptions 48



## Interrupt controller hardware and mask levels

- Operating system constructs a hierarchy of masks that reflects some form of interrupt priority.

- For instance:

Priority	Examples
0	Software interrupts
2	Network Interrupts
4	Sound card
5	Disk Interrupt
6	Real Time clock
⌚	Non-Maskable Ints (power)

- This reflects the an order of urgency to interrupts
- For instance, this ordering says that disk events can interrupt the interrupt handlers for network interrupts.

2/15/2005

CS252S05 L9 Exceptions

49

## Polling is faster/slower than Interrupts.

- **Polling is faster than interrupts because**
  - Compiler knows which registers in use at polling point. Hence, do not need to save and restore registers (or not as many).
  - Other interrupt overhead avoided (pipeline flush, trap priorities, etc).
- **Polling is slower than interrupts because**
  - Overhead of polling instructions is incurred regardless of whether or not handler is run. This could add to inner-loop delay.
  - Device may have to wait for service for a long time.
- **When to use one or the other?**
  - Multi-axis tradeoff
    - » Frequent/regular events good for polling, *as long as device can be controlled at user level.*
    - » Interrupts good for infrequent/irregular events
    - » Interrupts good for ensuring regular/predictable service of events.

2/15/2005

CS252S05 L9 Exceptions

50