A 0.37mm² LTE/Wi-Fi Compatible, Memory-Based, Runtime-Reconfigurable 2ⁿ3^m5^k FFT Accelerator Integrated with a RISC-V Core in 16nm FinFET

Angie Wang, Brian Richards, Palmer Dabbelt, Howard Mao, Stevo Bailey,

Jaeduk Han, Eric Chang, James Dunn, Elad Alon, Borivoje Nikolić

Department of Electrical Engineering and Computer Sciences

University of California, Berkeley, USA

Abstract—Dedicated hardware accelerators enable energyefficient implementations of radio and imaging basebands. Multistandard, multi-mode radio basebands require an on-the-fly reconfigurable fast Fourier transform (FFT) accelerator that implements many different FFT sizes. An instance of a runtimereconfigurable $2^{n}3^{m}5^{k}$ FFT accelerator was generated by a custom hardware generator to meet the requirements of common wireless standards (Wi-Fi, LTE). The accelerator is integrated with a RISC-V processor, and the measured 16nm FinFET chip runs up to 940MHz and consumes 0.46 to 22.6mW of power when running FFT benchmarks for Wi-Fi and LTE symbol lengths.

Keywords—hardware generator, runtime reconfigurability, fast Fourier transform, Cooley-Tukey algorithm, prime factor algorithm, Winograd's Fourier transform algorithm, Chisel, LTE, Wi-Fi, RISC-V

I. INTRODUCTION

FFTs with a broad range of performance requirements are needed for many modern-day applications, ranging from medical imaging and machine learning to communication and radio astronomy. Even just among OFDM-based wireless applications, different standards necessitate highly configurable FFT hardware. Wi-Fi basebands must support many channel bandwidths and modulation schemes, requiring *runtime reconfigurability* across multiple data rates and different 2ⁿ FFTs (Table I). LTE's single-carrier frequency-division multiple access scheme (SC-FDMA) must additionally perform mixed-radix FFTs (Table II).

To support software-defined radio (SDR) and radar applications, a memory-based, *runtime-reconfigurable* $2^n 3^m 5^k$ *FFT generator* has been developed in the Chisel hardware construction language [1, 2]. Generated FFT instances use 50% less data and 25% less twiddle memory than comparable instances from the Spiral FFT generator [3]. This paper describes a 16nm FinFET 0.37mm² FFT accelerator meeting LTE/Wi-Fi requirements, created by an improved version of our generator and integrated with a RISC-V processor to demonstrate a complete system. Measurement results show that *generator-based designs are competitive with state-of-the-art*.

II. FFT GENERATOR DESIGN

A. Memory-Based Architecture with Conflict-Free Scheduling

Memory-based architectures are more area efficient than pipelined architectures for supporting data rates of up to several hundred MHz. In such an architecture, a limited number of processing elements (PEs) implement FFT butterflies and access memory sequentially. Area efficiency is maximized by

TABLE I. WI-FI 802.11AC FFT R	EQUIREMENTS
-------------------------------	-------------

		× -		
FFT Length	64	128	256	512
Bandwidth/IO Rate (MHz)*	20	40	80	160

*3.2µs symbol duration

TABLE II.			II. LTE FFT REQUIREMENTS				
FFT	FFT Length 128 256 512 1024 1536 204						2048
IO Rat	IO Rate (MHz)*		3.84	7.68	15.36	23.04	30.72
2 ⁿ 3 ^m 5 ^k FFT Lengths for SC-FDMA Precoding							
12	24	36	48	60	72	96	108
120	144	180	192	216	240	288	300
324	360	384	432	480	540	576	600
648	720	768	864	900	960	972	1080
1152	1200	1296					

*66.67µs symbol duration

conflict-free memory access scheduling. The generator implementing this memory-based architecture uses a single butterfly that iterates through stages of the signal-flow graph, as illustrated in Fig. 1 [1].

To achieve conflict-free memory access when only one PE is active, the calculation SRAM is split into $radix_{max}$ banks. The n_i , k_i operand indices, represented by mixed-radix digits ..., m_3 , m_2 , m_1 , m_0 , are mapped to different memory banks via:

$$pank = (m_0 + m_1 + m_2 + \dots) \mod radix_{max}$$
 (1).

Conflict-free access is guaranteed because indices associated with 1 PE iteration differ by only one mixed-radix digit [1]. Fig. 2 shows that most LTE/Wi-Fi FFTs require >N compute cycles (CCs), where N is the FFT length. Thus, to support streaming IO, calculations must occur at *twice* the IO rate. When a single PE is used, some FFTs cannot complete in <2N CCs. To ensure that those FFTs can meet streaming requirements, two radix-2 butterflies are performed in parallel by reusing existing hardware. Only the radix-2 stage is targeted, because it requires the most PE iterations (N/2) and does not have twiddle multiplications, which allows for scheduling modifications without complicating twiddle address generation.

To enable conflict-free memory access with parallel PEs, butterflies are reordered. Fig. 1 shows that for N = 24, butterflies 0-5 can be performed simultaneously with butterflies 6-11, respectively. Corresponding operand indices are mapped to the same SRAM addresses, but at different banks. The schedule leverages this pattern to reduce the cycle count when a combination of radix-2/3/4 butterflies is needed (Fig. 2). Alternatively, higher radix butterflies can be used to reduce the # of CCs, as in [4].

This work was supported by DARPA CRAFT (HR0011-16-C-0052), NSF-GRFP (DGE-1106400), BWRC and ASPIRE. The authors thank David Biancolin & Ben Keller for their support.



Fig. 1. Example FFT N = 24 signal flow graph. Forward and reverse decompositions mirror each other. Calculations can be performed in-place, but n_1 , k_1 input/output orders are scrambled relative to each other. The *i*th calculation stage requires N/radix_i butterfly operations. Colors in the Radix 2 stage represent different memory banks needed at each butterfly iteration. As an example, butterflies 0 & 6 use non-conflicting banks.



Fig. 2. Compute cycles normalized to FFT length (for FFT lengths from Tables I and II) with 1 radix-2/3/4/5 butterfly and 1 radix- $2 \times 2/3/4/5$ butterfly. Stall cycles needed for pipelining increase the # of CC's. Power measurements (Fig. 6c) are performed for the FFT lengths highlighted in red.

Finally, although memory-based architectures use more complex control logic than their pipelined counterparts, they are more easily adapted to reconfigurable, mixed-radix FFTs.

B. Reducing Twiddle LUT & SRAM Depth

To limit the number of twiddle factors needed in a *runtimereconfigurable, mixed-radix* FFT, we use the prime factor algorithm (PFA) to factor N into 2ⁿ, 3^m, 5^k coprime components before performing Cooley-Tukey (CTA) decomposition [1, 5]. Separate twiddle LUTs associated with 2^{n,max}, 3^{m,max}, 5^{k,max} are used, where addresses for n < n_{max}, m < m_{max}, k < k_{max} are obtained via renormalization, as detailed in [1]. Thus, only 1,718 < N_{max} twiddles are needed for Wi-Fi + LTE.

As shown in Fig. 7, memory access dominates the FFT area & power budget. Because the input/output indices of the decimation-in-frequency (DIF) & decimation-in-time (DIT) CTA are bit-reversed—or more generally, digit-reversed—with respect to each other, 3N memory is typically used for calculation and output unscrambling [4]. However, since the forward and reverse decompositions are essentially mirrored, as



Fig. 3. IO Control logic: Index to memory bank/address mapper, consisting of n_x ' and R_x mixed-radix counters and a digit reversal block for forward/reverse decompositions. n_2 ' increments (incs.) when n_3 ' wraps. n_1 ' incs. when n_3 ', n_2 ' wrap. R_x wraps when the corresponding n_x ' incs. Banks are obtained via (1).



Fig. 4. LTE/Wi-Fi FFT architecture, derived from a hardware template.

shown in Fig. 1, alternating between the two decompositions every $2x^{\text{th}}$ symbol (Fig. 5b) allows for in-place IO with only 2N memory (2.23N_{max} for LTE+Wi-Fi) entries, reducing power [6].

C. Control Logic for IO Address Generation

To enable reconfigurability, rather than mapping data indices to memory addresses/banks via LUTs, a custom index vector generator is implemented [1]. Fig. 3 illustrates how this is built with mixed-radix numbers for $N_1=2^n$, $N_2=3^m$, $N_3=5^k$ coprimes. The IO control logic consists of a series of cascaded base-r (or mixed-radix) counters/adders that map [0, N_y), $y \in [1, 3]$, with digits $n_{y,x}, \dots, n_{y,0}$ to an index vector. The counters are built by replacing standard unsigned adders with base-r building blocks. When base-r numbers $a_2a_1a_0$ and $b_2b_1b_0$ are added, the digits of the sum and the intermediate carry outs can be computed with a simple subtraction and mux-based mod unit because $a_x + b_x + cin_x < 2r_x$ (where r_x is the radix of the xth digit).



Fig. 5. (a) Rocket-Chip + FFT system, with snapshot memory. (b) FFT timing for *runtime configuration* and continuous input/output, along with the C task sequence for chip verification. Ping-pong memory timing is shown with alternating forward and reverse* decompositions. Calculation idle/stall periods are marked in white.

Bank/address mapping is implemented by the same block for forward/reverse decomposition modes. If the coprime decomposition is $N=N_1N_2N_3=2^{n_3m_5k}$ in the forward mode, it would be $N_1N_2N_3 = 5^{k_3m_2n}$ in the reverse mode, affecting the counters' constants. A subtle but important point is that the radix order is swapped to support in-place IO: i.e. if the counters are mixed-radix 4/2 (i.e. $6 = 3_40_2$, where subscripts denote radix) in the forward mode, they operate as mixed-radix 2/4 counters in the reverse mode (i.e. $6 = 1_22_4$). The mixed-radix digits of the N_y mapper outputs are combined into one index vector. For a reverse FFT, digit reversal is performed. Finally, bank values are determined via (1). The steps support a recursive (PFA, then CTA) decomposition reversal.

III. FFT HARDWARE INSTANCE & PROCESSOR INTEGRATION

A. Generating an FFT Instance from a Hardware Template

The FFT engine is generated from an accelerator template that includes configurable controllers to handle data flow between the IO, SRAM, PE, and an optional output normalization block (Fig. 4). The generator populates the template from a list of desired FFT lengths (N's). For LTE/Wi-Fi, the supported N's are factorized, and information about the corresponding coprimes ($2^{n,max} = 2048$, ${}^{3m,max} = 243$, ${}^{5k,max} = 25$) results in memory that is split into 2×5 SRAM banks (with depths of 4×512 and 240), a reconfigurable radix-2×2/3/4/5 butterfly, and a PE with 4 complex twiddle multipliers (supporting up to radix-5) that can be configured for forward or reverse decomposition. A total of 26 real multipliers are used by the Winograd's Fourier transform butterfly + twiddle unit for configurability across all LTE/Wi-Fi sizes.

B. Chip Design

The FFT engine has been implemented as an accelerator attached to a tethered 64-b RISC-V Rocket core (Fig. 5a) [7], all in a 16nm FinFET process. The Rocket core allows reading and writing to a series of dedicated memory-mapped I/O registers & SRAMs supporting *runtime FFT configuration* and input/output data loading/unloading. To simplify testing, a snapshot memory is included at the Rocket-Chip/FFT interface, and Rocket-Chip can pause FFT streaming to load new test vectors.

A Rocket "tile" consists of an in-order pipeline implementing the RISC-V 64-bit instruction set architecture, a floating-point unit, and L1 instruction and data caches. Main memory is realized by off-chip DRAM that is accessed via a Xilinx Zynq FPGA. A RISC-V frontend server on the FPGA's ARM processing system loads compiled C code onto the chip. The processor and accelerator are clocked via the divided output of a voltage tunable ring oscillator (Fig. 5a).

C. Generator Verification Methodology

The fixed-point FFT is characterized with complex random inputs. Its quantized results are compared with outputs from a floating-point software FFT from the Scala Breeze numerical processing library. SQNRs for 16-bit and 24-bit implementations across different FFT lengths are shown in Fig 6a. As expected, there is a ~6dB/bit SQNR improvement. Additionally, due to the accumulation of rounding errors, the SQNR (when compared to a *floating-point* implementation) degrades by ~6dB with each $2\times$ increase in N. A 24-bit FFT has been built on this chip to evaluate the high-SQNR regime. A 16-bit implementation meets LTE/Wi-Fi requirements with ~30% lower power/area than the 24-bit design.

Bit-accurate outputs from Chisel simulations are used to automatically generate Verilog test benches for post-place & route verification. Likewise, C tests are automatically generated to simplify chip verification. The sequence of C tasks used to verify FFT functionality on the chip is illustrated in Fig. 5b.

IV. MEASUREMENT RESULTS

The FFT occupies an area of 0.37mm^2 , while Rocket-Chip (and the outer memory system) occupies 0.39mm^2 . The actual gate area, dominated by SRAMs, is approximately 0.24mm^2 . The FFT gate area is 0.11mm^2 .

Operating at a 570mV supply voltage and running C tests associated with LTE FFT requirements, the total chip power (dominated by the FFT) ranges from 0.46mW to 4.8mW, with clock frequencies up to 61.4MHz. At the same supply, the chip consumes between 2.7mW and 22.6mW when running Wi-Fi tests, which require clock frequencies up to 320MHz (Fig 6b).

Functionality has been verified up to 940MHz with a 0.9V supply. Measurements are taken by scaling the supply voltage (0.57V to 0.9V) along with frequency (40MHz to 940MHz from the ring oscillator). The total chip power ranges from 2.8mW to 170mW (Fig. 6c). Because Rocket-Chip is mostly idle while the FFT is running, the FFT accelerator and corresponding test memories draw most of the power. A power breakdown is obtained with a Primetime simulation deploying the same C tests



Fig. 6. (a) Fixed point SQNR (vs. floating point) for different FFT lengths & bitwidths. (b) Total (FFT + Rocket) measured power @ 570mV for LTE/Wi-Fi. (c) Total power required for various FFTs and corresponding supply voltages used at different core frequencies (ring osc. freq. / 8).



Fig. 7. (a) Gate area breakdown (0.24mm² total). (b) Primetime power breakdown for a 2048-pt FFT @ 520MHz and 0.72V core supply.



Fig. 8. Die photo. The total active area, as seen on the left, is 1.28mm². Rocket-Chip occupies 0.39mm² and the FFT occupies 0.37mm².

as in measurement; as expected and shown in Fig. 7, the SRAMs are the largest single contributor to both FFT power and area.

In Fig. 2, the configuration with the largest CC/N determines the ratio of calculation to IO clock rates. With a ratio of 2, all other sizes complete in a smaller fraction of the symbol period and hence exhibit lower power (Fig. 6c). For example, a 972-pt FFT that uses 1,905 compute cycles (98% of the 2N clock cycles allocated, as illustrated in Fig. 2) requires more power than all other measured FFTs. On the other hand, only 284 cycles are needed to complete a 256-pt FFT, allowing the FFT engine to sit idle (and in a lower power state) nearly half the time. Scheduling to support additional parallel PEs can be used to lower the system clock rate and power consumption.

V. CONCLUSION

Hardware generators enable rapid and reusable design of hardware instances in advanced technology nodes. A 0.37mm² LTE/Wi-Fi compatible $2^n 3^m 5^k$ FFT instance with performance and area comparable to state-of-the-art (Table III) and integrated as an accelerator within a complete RISC-V processing system was designed and taped out within 1 month

TABLE III.	COMPARISON WITH OTHER LTE COMPATIBLE FFTS
------------	---

	This Work	[8]	[5]	[4]
Architecture	Mem.	SDF	DEM	Mem.
FFT Size	64~2048, 1536, 12~1296	128~2048, 1536 + 12~1200	128~2048 + 12~1296	12~1296
Technology	16nm	28nm	0.18µm	55nm
Word Width	2×24	2×16	2×16	2×16
Mem Depth	4576 (2.23N _{max})	2047 + 2213 ^d	$2N_{FFT} + 2N_{DFT}$	3N
Gate Count	700K	170K + 511K	316K + 482K	340K
Area (mm ²)	0.37	0.31	25	1.063
Voltage (V)	0.57 ^{a,b}	0.61~1ª	1	1.08
Power (mW)	0.46~4.8 ^{a,c} 2.7~22.6 ^{b,c}	0.08~2.93ª	320	40.8
Clock (MHz)	$3.84{\sim}61.44^{a}$ $40{\sim}320^{b}$	1.92~30.72ª	122.88	122.88
Throughput (MS/s)	1.92~30.72 ^a 20~160 ^b	1.92~30.72 ^a	122.88	122.88
Incl. Processor	Yes	No	No	No

^a LTE, ^b W-Fi, ^c incl. Rocket + snapshot mem., ^d unscrambling mem. not reported

of PDK delivery. The accelerator is optimized for radix-2/3/4/5 butterfly reuse and continuous data flow with just 2.23N_{max} total SRAM. It requires a twiddle LUT depth of only 1,718 despite supporting all LTE+Wi-Fi FFT $(0.84N_{max}),$ configurations. The 0.37mm² encompasses all blocks that are needed to stream data in/out of the FFT accelerator in order. The chip's performance and functional correctness have been verified up to 940MHz via C tests loaded onto the Rocket core.

REFERENCES

- [1] A. Wang, J. Bachrach, and B. Nikolić, "A generator of memory-based, runtime-reconfigurable 2ⁿ3^m5^k FFT engines," Proc. 41st IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP'16, March 20-25, Shanghai, China, pp. 1016-1020.
- [2] J. Bachrach, H. Vo, B. Richards, K. Asanović, and J. Wawrzynek, "Chisel: Constructing hardware in a Scala embedded language," Proceedings of the 49th Design Automation Conference (DAC), 2012.
- [3] M. Püschel, et al., "SPIRAL: Code generation for DSP transforms," Proc. of IEEE, vol. 93, no. 2, pp. 232–275, 2005. K. Xia, B. Wu, X. Zhou, and T. Xiong, "An efficient prime factor
- [4] memory-based FFT processor for LTE systems," IEEE Intl. Symposium on Circuits and Systems, pp. 1546-1549, May 2016.
- [5] J. Chen, J. Hu, S. Lee, and G. Sobelman, "Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 23, no. 2, pp. 221–229, Feb 2015.
- C.-F. Hsiao, Y. Chen, and C.-Y. Lee, [6] "A generalized mixed-radix algorithm for memory-based FFT processors, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 1, pp. 26-30, 2010. K. Asanović, et al., "The Rocket Chip Generator," Technical Report,
- [7] EECS, University of California, Berkeley, CA, April 2016
- [8] G. Yahalom, "Analog-digital co-existence in 3D-IC," Ph.D. dissertation, EECS, MIT, Boston, MA, 2016.