# Logic Synthesis for Quantum Computing

Mathias Soeken, Alan Mishchenko, Luca Amarù, Robert K. Brayton

Integrated Systems Laboratory, EPFL, Switzerland

lsi.epfl.ch • msoeken.github.io





## Quantum computing is getting real

- 17-qubit quantum computer from IBM based on superconducting qubits (16-qubit version available via cloud service)
- 9-qubit quantum computer from Google based on superconducting circuits
- 5-qubit quantum computer at University of Maryland based on ion traps
- Microsoft is investigating topological quantum computers
- Intel is investigating silicon-based qubits

## Quantum computing is getting real

- 17-qubit quantum computer from IBM based on superconducting qubits (16-qubit version available via cloud service)
- 9-qubit quantum computer from Google based on superconducting circuits
- 5-qubit quantum computer at University of Maryland based on ion traps
- Microsoft is investigating topological quantum computers
- Intel is investigating silicon-based qubits
- ► "Quantum supremacy" experiment may be possible with ≈50 qubits (45-qubit simulation has been performed classically)
- Smallest practical problems require  $\approx$ 100 qubits

1. Quantum computers process qubits not bits



1. Quantum computers process qubits not bits



- 1. Quantum computers process qubits not bits
- 2. All qubit operations, called quantum gates, must be reversible



- 1. Quantum computers process qubits not bits
- 2. All qubit operations, called quantum gates, must be reversible



- 1. Quantum computers process qubits not bits
- 2. All qubit operations, called quantum gates, must be reversible
- 3. Standard gate library for today's physical quantum computers is non-trivial



- 1. Quantum computers process qubits not bits
- 2. All qubit operations, called quantum gates, must be reversible
- 3. Standard gate library for today's physical quantum computers is non-trivial
- 4. Circuit is not allowed to produce intermediate results, called garbage qubits











Multiple-controlled Toffoli





Multiple-controlled Toffoli



#### Quantum gates

- Qubit is vector  $|\varphi\rangle = \begin{pmatrix} \alpha \\ \beta \end{pmatrix}$  with  $|\alpha^2| + |\beta^2| = 1$ .
- Classical 0 is  $|0\rangle = \begin{pmatrix} 1 \\ 0 \end{pmatrix}$ ; Classical 1 is  $|1\rangle = \begin{pmatrix} 0 \\ 1 \end{pmatrix}$

#### Quantum gates

#### Composing quantum gates

 Applying a quantum gate to a quantum state (matrix-vector multiplication)

$$|arphi
angle = \left(egin{array}{c} lpha \ eta 
ight) - U - U |arphi
angle$$

#### Composing quantum gates

 Applying a quantum gate to a quantum state (matrix-vector multiplication)

$$|\varphi
angle = \left(egin{array}{c} lpha \ eta \end{array}
ight) - U - U |arphi
angle$$

Applying quantum gates in sequence (matrix product)

$$|arphi
angle=\left(egin{array}{c}lpha\eta
ight)$$
 -  $U_1$  -  $U_2$  -  $(U_2U_1)|arphi
angle$ 

#### Composing quantum gates

 Applying a quantum gate to a quantum state (matrix-vector multiplication)

$$|\varphi
angle = \left(egin{array}{c} lpha \ eta \end{array}
ight) - U - U |arphi
angle$$

Applying quantum gates in sequence (matrix product)

$$|\varphi\rangle = \left(\begin{smallmatrix}lpha\\eta\end{smallmatrix}
ight) - U_1 - U_2 - \left(U_2 U_1
ight)|\varphi
angle$$

Applying quantum gates in parallel (Kronecker product)

$$ert arphi_1 
angle = egin{pmatrix} lpha_1 \ eta_2 
angle = egin{pmatrix} lpha_1 \ eta_2 
angle = egin{pmatrix} lpha_2 \ eta_2 
angle = eta_2 
angle & -U_2 
angle 
angle \end{pmatrix} (U_1 \otimes U_2) ert arphi_1 arphi_2 
angle$$

Mapping Toffoli gates



Clifford+T circuit [Amy et al., TCAD 32, 2013]

Mapping Toffoli gates



Mapping Toffoli gates



Costs are number of qubits and number of T gates

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

1. Represent input function as classical logic network and optimize it

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate k-LUT network into reversible network with k-input single-target gates
- Map single-target gates into Clifford+T networks

Goal: Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

- 1. Represent input function as classical logic conv. alg. network and optimize it
  - 2. Map network into k-LUT network
    - 3. Translate k-LUT network into reversible network with k-input single-target gates
    - 4. Map single-target gates into Clifford+Tnetworks

conv. alg.

new alg.

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
  - Translate k-LUT network into reversible network with k-input single-target gates
- Map single-target gates into Clifford+T networks

conv.

new alg.

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

- 1. Represent input function as classical logic network and optimize it
  - 2. Map network into k-LUT network
  - 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
  - Map single-target gates into Clifford+T networks

#qubits

alg.

conv.

new alg.

**Goal:** Automatically synthesizing large Boolean functions into Clifford+T networks of reasonable quality (qubits and T-count)

Algorithm: LUT-based hierarchical reversible synthesis (LHRS)

- 1. Represent input function as classical logic network and optimize it
- 2. Map network into k-LUT network
- 3. Translate *k*-LUT network into reversible network with *k*-input single-target gates
- Map single-target gates into Clifford+T networks

affects #T gates affects #qubits

# LUT mapping

- Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ► A *k*-LUT is any Boolean function with at most *k* inputs
- One of the most effective methods used in logic synthesis

# LUT mapping

- Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ▶ A *k*-LUT is any Boolean function with at most *k* inputs
- One of the most effective methods used in logic synthesis
- Typical objective functions are size (number of LUTs) and depth (longest path from inputs to outputs)
- Open source software ABC can generate industrial-scale mappings

# LUT mapping

- Realizing a logic function or logic circuit in terms of a k-LUT logic network
- ▶ A *k*-LUT is any Boolean function with at most *k* inputs
- > One of the most effective methods used in logic synthesis
- Typical objective functions are size (number of LUTs) and depth (longest path from inputs to outputs)
- Open source software ABC can generate industrial-scale mappings
- ► Can be used as technology mapper for FPGAs (e.g., when k ≤ 7)

## *k*-LUT network to reversible network





### *k*-LUT network to reversible network



*k*-LUT corresponds to *k*-controlled single-target gate

### *k*-LUT network to reversible network



*k*-LUT corresponds to *k*-controlled single-target gate


*k*-LUT corresponds to *k*-controlled single-target gate



*k*-LUT corresponds to *k*-controlled single-target gate



*k*-LUT corresponds to *k*-controlled single-target gate



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas
- maximum output cone determines minimum number of ancillas



- *k*-LUT corresponds to *k*-controlled single-target gate
- non-output LUTs need to be uncomputed
- order of LUT traversal determines number of ancillas
- maximum output cone determines minimum number of ancillas
- fast mapping that generates a fixed-space skeleton for subnetwork synthesis

### Single-target gate LUT mapping



► Mapping problem: Given a single-target gate T<sub>f</sub>(X, x<sub>t</sub>) (with control function f, control lines X, and target line x<sub>t</sub>), a set of clean ancillas X<sub>c</sub>, and a set of dirty ancillas X<sub>d</sub>, find the best mapping into a Clifford+T network, such that all ancillas are restored to their original value.

Direct

- Direct
  - Map each control function using ESOP based synthesis

#### Direct

- Map each control function using ESOP based synthesis
- Does not use ancillae

- Direct
  - Map each control function using ESOP based synthesis
  - Does not use ancillae
- LUT-based

- Direct
  - Map each control function using ESOP based synthesis
  - Does not use ancillae
- LUT-based
  - Map control function into smaller LUT network

- Direct
  - Map each control function using ESOP based synthesis
  - Does not use ancillae
- LUT-based
  - Map control function into smaller LUT network
  - Map small LUTs into pre-computed optimum quantum circuits

$$f(x_1, x_2, x_3, x_4) = [(x_4 x_3 x_2 x_1)_2 \text{ is prime}]$$
  
=  $\bar{x}_4 \bar{x}_3 x_2 \lor \bar{x}_4 x_3 x_1 \lor x_4 \bar{x}_3 x_2 x_1 \lor x_4 x_3 \bar{x}_2 x_1$ 



$$f(x_1, x_2, x_3, x_4) = [(x_4 x_3 x_2 x_1)_2 \text{ is prime}]$$
  
=  $\bar{x}_4 \bar{x}_3 x_2 \lor \bar{x}_4 x_3 x_1 \lor x_4 \bar{x}_3 x_2 x_1 \lor x_4 x_3 \bar{x}_2 x_1$   
=  $x_4 x_2 x_1 \oplus x_3 x_1 \oplus \bar{x}_4 \bar{x}_3 x_2$ 







Each multiple-controlled Toffoli gate is mapped to Clifford+T

$$f(x_1, x_2, x_3, x_4) = [(x_4 x_3 x_2 x_1)_2 \text{ is prime}]$$
  
=  $\bar{x}_4 \bar{x}_3 x_2 \lor \bar{x}_4 x_3 x_1 \lor x_4 \bar{x}_3 x_2 x_1 \lor x_4 x_3 \bar{x}_2 x_1$   
=  $x_4 x_2 x_1 \oplus x_3 x_1 \oplus \bar{x}_4 \bar{x}_3 x_2$ 



Each multiple-controlled Toffoli gate is mapped to Clifford+T
 ESOP minimization tools (e.g., exorcism) optimize for cube count

### LUT-based single-target gate mapping



### LUT-based single-target gate mapping



fourteen

### LUT-based single-target gate mapping



### Exploiting Boolean function classification



- Operations do not influence *T*-count of the quantum circuit
- All optimum circuits in an equivalence class have the same *T*-count

# Classification of all 4-input functions

- All 65,356 4-input functions collapse into only 8 equivalence classes
- Classification simple by comparing coefficients in the function's Walsh spectrum

# Classification of all 4-input functions

- All 65,356 4-input functions collapse into only 8 equivalence classes
- Classification simple by comparing coefficients in the function's Walsh spectrum



# Classification of all 4-input functions

- All 65,356 4-input functions collapse into only 8 equivalence classes (all 4,294,967,296 5-input functions collapse into 48 classes)
- Classification simple by comparing coefficients in the function's Walsh spectrum (and auto-correlation spectrum)



### Trading off size and space with LUT size

Synthesizing a 16-bit floating point adder with different LUT sizes



### Experimental results: Quantum floating point library

- Existing implementations of 16-bit, 32-bit, and 64-bit floating point components
- S quantumfpl.stationq.com
  - Optimization using ABC (academic, open source)
  - LHRS implemented in RevKit (academic, open source)

### Experimental results: Quantum floating point library

- Existing implementations of 16-bit, 32-bit, and 64-bit floating point components
- S quantumfpl.stationq.com
  - Optimization using ABC (academic, open source)
  - LHRS implemented in RevKit (academic, open source)

```
revkit> read_aiger add_32.aig
revkit> ps -a
[i] add_32: i/o = 64 / 32 and = 1763 lev = 137
revkit> lhrs -k 16
[i] run-time: 9.32 secs
revkit> ps -c
Lines: 368
Gates: 6141
T-count: 256668
Logic qubits: 368
```

### The LHRS ecosystem

🛆 arxiv.org/abs/1706.02721

#### LHRS

Mapping into LUTs

Aligning LUTs as single-target gates

Mapping single-target gates

# The LHRS ecosystem

🛆 arxiv.org/abs/1706.02721



# The LHRS ecosystem

🛆 arxiv.org/abs/1706.02721



# Summary

LHRS is the first scalable synthesis algorithm that allows reasonable space/time trade-offs

# Summary

- LHRS is the first scalable synthesis algorithm that allows reasonable space/time trade-offs
- Valuable tool to estimate the cost of future quantum algorithms

# Summary

- LHRS is the first scalable synthesis algorithm that allows reasonable space/time trade-offs
- Valuable tool to estimate the cost of future quantum algorithms
- Step 1: Mapping to efficiently partition large function into subfunctions (determines qubits)
## Summary

- LHRS is the first scalable synthesis algorithm that allows reasonable space/time trade-offs
- Valuable tool to estimate the cost of future quantum algorithms
- Step 1: Mapping to efficiently partition large function into subfunctions (determines qubits)
- Step 2: High effort methods to map subfunctions into Clifford+T networks

## Summary

- LHRS is the first scalable synthesis algorithm that allows reasonable space/time trade-offs
- Valuable tool to estimate the cost of future quantum algorithms
- Step 1: Mapping to efficiently partition large function into subfunctions (determines qubits)
- Step 2: High effort methods to map subfunctions into Clifford+T networks
- Most steps in the algorithm are (still) performed using conventional algorithms

## Logic Synthesis for Quantum Computing

Mathias Soeken, Alan Mishchenko, Luca Amarù, Robert K. Brayton

Integrated Systems Laboratory, EPFL, Switzerland

lsi.epfl.ch • msoeken.github.io



