NEEDS Year 5 Annual Review / Meeting: May 8, 2017

NEEDS Simulation-ready Compact Models

Tianshi Wang A. Gokcen Mahmutoglu Archit Gupta Jaijeet Roychowdhury EECS Department, University of California, Berkeley









Compact Models for Simulation





Good Compact Models

• "simulation-ready"

- run in all analyses (DC/AC/TRAN/sensitivity/shooting/HB/...)

- run in all simulators

consistently

analysis-specific code

• a simple (trivial) example

... I(p, n) <+ V(p, n)/R; I(p, n) <+ ddt(C * V(p, n)); ...



- differential equation format

$$\mathbf{ipn} = \frac{d}{dt}q(\mathbf{vpn}) + f(\mathbf{vpn})$$

"charges" and "currents", continuous and smooth

- no \$abstime, idt(), @initial_step, @cross, \$bound_step, \$rdist_normal etc.
- well-posed

Mahmutoglu/Wang/Gupta/Roychowdhury (2017) "Well-Posed Device Models for Electrical Circuit Simulation" T. Wang, UC Berkeley

Good Compact Models

- Well-posedness: https://en.wikipedia.org/wiki/Well-posed_problem
 - a solution exists
 - the solution is unique
 - the solution's behavior changes continuously with the initial conditions.

original definition applies to problems/analyses, not models

- finite and unique outputs
 - 1/(x-a), log(x), sqrt(x), ...
 - random number generation for noise and variability?
- continuous and smooth
 - $-C^{\infty}$: hgher-order derivatives for PSS, distortion, homotopy
- input range
 - should a model evaluate at 1000V?
- higher-level requirements
 - well-understood physics, well-formulated (in DAE), well-tested
 - well-written in Verilog-A

Good Verilog-A Practices

- DO use branches.
- DO declare and initialize all variables and DO NOT use memory states.
- DO NOT use event control statements.
- DO NOT use analysis dependent functions.
- DO use ddt, but only in allowed ways.
- DO NOT use idt.
- DO NOT use time-varying functions.
- DO NOT use random number generators.
- DO take great care when using implicit equations.
- DO NOT allow any nodes in your model without having at least one branch with a well-defined contribution attached to it.
- DO NOT use bias-dependent switch branch and node collapse conditions.
- DO use parameter ranges.

<u>Colin McAndrew et al, "Best Practices for Compact Modeling in Verilog-A"</u> <u>Geoffrey Coram, "How to (and how not to) write a compact model in Verilog-A"</u> <u>A.G. Mahmutoglu et al, "Well-Posed Device Models for Electrical Circuit Simulation"</u>

Case Study: Devices with Hysteresis



T. Wang, UC Berkeley

Slide 7

Case Study: Devices with Hysteresis





Case Study: Devices with Hysteresis



Internal Unknowns in Verilog-A



ESD protection device



Gendron, et al. "New High Voltage ESD Protection Devices based on Bipolar Transistors for Automotive Applications." IEEE EOS/ESD Symposium, 2011.



Slide 11







T. Wang, UC Berkeley



T. Wang, UC Berkeley

RRAM Model

Template: $\mathbf{ipn} = f_1 (\mathbf{vpn}, \mathbf{s})$ $\frac{d}{dt} \mathbf{s} = f_2 (\mathbf{vpn}, \mathbf{s})$

RRAM:



ipn = f_1 (**vpn**, **s**) f_1 (**vpn**, **Gap**) = $I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$

$$f_2(\mathbf{vpn}, \mathbf{Gap}) = -v_0 \cdot \exp(-\frac{E_a}{V_T}) \cdot \sinh(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T})$$

Jiang, Z., Wong, H. (2014). Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model. nanoHUB.

 $\mathbf{minGap} \leq \mathbf{Gap} \leq \mathbf{maxGap}$



RRAM Model



RRAM Model



 $f_2 > 0$

 $f_2 < 0$

vpn

vpn

 $f_2 < 0$

 $f_2 > 0$

Memristor Models

 $\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \ \mathbf{s}\right)$

Available f₂:



linear ion drift $f_2 = \mu_v \cdot R_{on} \cdot f_1(\mathbf{vpn}, s)$ nonlinear ion drift

 $f_2 = a \cdot \mathbf{vpn}^m$

Simmons tunnelling barrier

4 TEAM model





 $\mathbf{ipn} = f_1 (\mathbf{vpn}, \mathbf{s})$ Available f1: $f_1 = (R_{on} \cdot s + R_{off} \cdot (1-s))^{-1} \cdot \mathbf{vpn}$ $f_1 = \frac{1}{R_{op}} \cdot e^{-\lambda \cdot (1-s)} \cdot \mathbf{vpn}$ 3 $f_1 = s^n \cdot \beta \cdot \sinh(\alpha \cdot \mathbf{vpn}) + \chi \cdot (\exp(\gamma \cdot) - 1)$ $f_{2} = \begin{cases} c_{off} \cdot \sinh(\frac{i}{i_{off}}) \cdot \exp(-\exp(\frac{s-a_{off}}{w_{c}} - \frac{i}{b}) - \frac{s}{w_{c}}), & \text{if } i \ge 0 \\ c_{on} \cdot \sinh(\frac{i}{i_{on}}) \cdot \exp(-\exp(\frac{a_{on}-s}{w_{c}} + \frac{i}{b}) - \frac{s}{w_{c}}), & \text{otherwise,} \end{cases} \quad \textbf{A}_{1} = \begin{cases} A_{1} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{if } \mathbf{vpn} \ge \mathbf{0} \\ A_{2} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{otherwise.} \end{cases}$

$$f_1 = I_0 \cdot e^{-\mathbf{Gap}/g0} \cdot \sinh(\mathbf{vpn}/V_0)$$
$$\mathbf{Gap} = s \cdot \min Gap + (1-s) \cdot \max Gap.$$

- set up boundary
- fix f₂ flat regions

smooth, safe funcs, scaling, etc.

T. Wang, UC Berkeley

Wang/Roychowdhury. "Well-Posed Models of Memristive Devices." arXiv preprint (2016).

Memristor Models



T. Wang, UC Berkeley

Good Compact Models

- Well-posedness:
 - finite and unique outputs
 - continuous and smooth
 - input range
 - physics, DAE, tests, Verilog-A ...
- Good Verilog-A practices

Geoffrey Coram, "How to (and how not to) write a compact model in Verilog-A"

Colin McAndrew et al, "Best Practices for Compact Modeling in Verilog-A"

A.G. Mahmutoglu et al, "Well-Posed Device Models for Electrical Circuit Simulation"

- Case study with hysteretic devices
 - ESD snapback
 - RRAM/memristors