Modeling Multistability and Hysteresis in Devices

Tianshi Wang

EECS Department, University of California, Berkeley



T. Wang, UC Berkeley

Devices with Hysteresis



How, to model hysteresis?



memristor (RRAM, CBRAM, PCM...)

- Linear/nonlinear ion drift models Biolek (2009), Jogelkar(2009), Prodromakis (2011), *etc.*
- UMich RRAM model (2011)
- TEAM model (2012)
- Simmons tunneling barrier model (2013)
- Yakopcic model (2013)
- Stanford/ASU RRAM model (2014)
- Knowm "probabilistic" model (2015)

\$bound_step(tstep);
c_time = \$abstime;
dt = c_time - p_time;
x = x_last + dt * exp(...);

1 int isON = 0; 2 if (abs(V(...)) > V_snap) 3 isON = 1; 4 if (isON) { 5 ... 6 } else { 7 ... 8 }

only for TRAN none works for DC, AC, PSS

Verilog-A problems DC failures

problematic physics

poor understanding of VA

ill-posed models

Good Compact Models

- "simulation-ready"
 - run in all analyses (DC, AC, TRAN, sensitivity, shooting, HB, ...)
 - run in all simulators

consistently

analysis-specific

• a simple (trivial) example

... I(p, n) <+ V(p, n)/R; I(p, n) <+ ddt(C * V(p, n)); ...



differential equation format

$$ipn = \frac{d}{dt}q(vpn) + f(vpn)$$

"charges" and "currents", continuous and smooth

- no \$abstime, idt(), @initial_step, @cross, \$bound_step, etc.
- well-posed
 - a solution exists
 - the solution is unique
 - the solution's behavior changes continuously with the initial conditions. <u>https://en.wikipedia.org/wiki/Well-posed_problem</u>

How to model hysteresis?

- hysteresis ≠ discontinuity or if-else
- hysteresis ≠ use \$abstime
 - or @(initial_step), \$bound_step, etc.
- hysteresis ≠ hybrid models



• hysteresis/multistability \neq "flat" regions w zero derivatives

- model hysteresis using internal state variable
 - proper design of dynamics
- write internal unknown in Verilog-A
 - use potentials/flows
- set bounds for internal unknown with equations
 - physical distance
 - clipping functions
- smoothness, continuity, finite precision issues, ...

How to Model Hysteresis Properly



T. Wang, UC Berkeley

Slide 7

How to Model Hysteresis Properly

Template:

$$\mathbf{ipn} = f_1 \left(\mathbf{vpn}, \ \mathbf{s} \right)$$

$$\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \ \mathbf{s}\right)$$

MAPP (our internal simulator):

$$ipn = \frac{d}{dt} \underbrace{q_e (\mathbf{vpn}, \mathbf{s})}_{\mathbf{0}} + \underbrace{f_e (\mathbf{vpn}, \mathbf{s})}_{f_1}$$

$$0 = \frac{d}{dt} \underbrace{q_i (\mathbf{vpn}, \mathbf{s})}_{-\mathbf{s}} + \underbrace{f_i (\mathbf{vpn}, \mathbf{s})}_{f_2}$$



How to Model Hysteresis Properly



Internal Unknowns in Verilog-A



Example:

 $f_1(\mathbf{vpn}, \mathbf{s}) = \frac{\mathbf{vpn}}{R} \cdot (1 + \tanh(\mathbf{s}))$ $f_2(\mathbf{vpn}, \mathbf{s}) = \mathbf{vpn} - \mathbf{s}^3 + \mathbf{s}$

DO NOT

- declare internal unknowns as "real" variables
- code time integration inside model
 - with \$abstime, @cross, @initial_step, memory states
- use idt()
- use implicit contributions
 - -unless you know what you are doing

Internal Unknowns in Verilog-A



ESD protection device



Gendron, et al. "New High Voltage ESD Protection Devices based on Bipolar Transistors for Automotive Applications." IEEE EOS/ESD Symposium, 2011.









Slide 15



Slide 16

RRAM Model

Template:

RRAM:



ipn = f_1 (**vpn**, **s**) f_1 (**vpn**, **Gap**) = $I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$

$$\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \mathbf{s}\right) \quad f_2\left(\mathbf{vpn}, \mathbf{Gap}\right) = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$

Jiang, Z., Wong, H. (2014). Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model. nanoHUB.

 $\mathbf{minGap} \leq \mathbf{Gap} \leq \mathbf{maxGap}$



RRAM Model



T. Wang, UC Berkeley

RRAM Model



clipping functions

Analogy: MEMS switch Zener diode voltage regulator





T. Wang, UC Berkeley

Memristor Models

Another (deeper) problem with f2



Memristor Models

 $\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \ \mathbf{s}\right)$ **Available f2:**

(2)

3

(5)

linear ion drift $f_2 = \mu_v \cdot R_{on} \cdot f_1(\mathbf{vpn}, s)$ nonlinear ion drift $f_2 = a \cdot \mathbf{vpn}^m$

Simmons tunnelling barrier

4 TEAM model

Yakopcic model

6 Stanford/ASU

 $f_2 = -v_0 \cdot \exp(-\frac{E_a}{V_{\tau}}) \cdot \sinh(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t \cdot V_{\tau}})$

 $\mathbf{ipn} = f_1 (\mathbf{vpn}, \mathbf{s})$ Available f1: f₁ = $(R_{on} \cdot s + R_{off} \cdot (1-s))^{-1} \cdot \mathbf{vpn}$ 2 $f_1 = \frac{1}{R_{or}} \cdot e^{-\lambda \cdot (1-s)} \cdot \mathbf{vpn}$ **3** $f_1 = s^n \cdot \beta \cdot \sinh(\alpha \cdot \mathbf{vpn}) + \chi \cdot (\exp(\gamma \cdot) - 1)$

 $f_{2} = \begin{cases} c_{off} \cdot \sinh(\frac{i}{i_{off}}) \cdot \exp(-\exp(\frac{s-a_{off}}{w_{c}} - \frac{i}{b}) - \frac{s}{w_{c}}), & \text{if } i \ge 0 \\ c_{on} \cdot \sinh(\frac{i}{i_{on}}) \cdot \exp(-\exp(\frac{a_{on}-s}{w_{c}} + \frac{i}{b}) - \frac{s}{w_{c}}), & \text{otherwise,} \end{cases} \quad \textbf{4} \quad \mathbf{f}_{1} = \begin{cases} A_{1} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{if } \mathbf{vpn} \ge \mathbf{0} \\ A_{2} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{otherwise.} \end{cases}$

$$f_1 = I_0 \cdot e^{-\mathbf{Gap}/g0} \cdot \sinh(\mathbf{vpn}/V_0)$$

$$\mathbf{Gap} = s \cdot \min Gap + (1-s) \cdot \max Gap.$$

- set up boundary
- fix f₂ flat regions
- smooth, safe funcs, scaling, etc.

Wang/Roychowdhury. "Well-Posed Models of Memristive Devices." arXiv preprint (2016).

Memristor Models



HBT with Thermal Effects



Ferromagnet Models



T. Wang, UC Berkeley

How to model hysteresis?

- hysteresis ≠ discontinuity or if-else
- hysteresis ≠ use \$abstime
 - or @(initial_step), \$bound_step, etc.
- hysteresis ≠ hybrid models



hysteresis/multistability ≠ "flat" regions w zero derivatives

- model hysteresis using internal state variable
 - proper design of dynamics
- write internal unknown in Verilog-A
 - use potentials/flows
- set bounds for internal unknown with equations
 - physical distance
 - clipping functions
- smoothness, continuity, finite precision issues, ...

How to model hysteresis?



- model hysteresis using internal state variable
 - proper design of dynamics
- write internal unknown in Verilog-A
 - use potentials/flows
- set bounds for internal unknown with equations
 - physical distance
 - clipping functions
- smoothness, continuity, finite precision issues, …

Modeling Second Snapback



