Well-Posed Models of Memristive Devices

Tianshi Wang

Department of EECS, University of California, Berkeley

Memristor: the missing element



Memristive Devices & Applications

devices

UMich, Stanford, HP, HRL Labs, Micron, Crossbar, Samsung, ...

Knowm





Compact Models

applications

- nonvolatile memories
- FPAAs
- neuromorphic circuits
- oscillators

- Linear/nonlinear ion drift models Biolek (2009), Jog **Monte Works in DC** Prodromakis (2011 **Monte Works in DC**
- UMich RRAM model (2011)
- TEAM model (2012)

Verilog-A problems

- Simmons tunneling barrier model (2013)
- Yakopcic model (2013)
- Stanford/ASU RRAM model (2014)
- Knowm "probabilistic" model (2015)

idt(), \$bound_step, \$abstime, @initial_step, \$rdist_normal, ...

T. Wang, University of California at Berkeley

Verilog-A problems DC failures

problematic physics

poor understanding of VA

ill-posed models

Good Compact Models

- "Simulation-ready"
 - → run in all analyses (DC, AC, TRAN, homotopy, PSS, ...)



- Well-posed
 - a solution exists
 - the solution is unique
 - the solution's behavior changes continuously with the initial conditions.

https://en.wikipedia.org/wiki/Well-posed_problem

Challenges in Memristor Modelling

- hysteresis
 - internal state variable
- model internal unks in Verilog-A
 - use potentials/flows
- upper/lower bounds of internal unks
 - physical distance
 - clipping functions

• smoothness, continuity, finite precision issues, ...

How to Model Hysteresis Properly



T. Wang, J. Roychowdhury, University of California at Berkeley

How to Model Hysteresis Properly

Template:

$$\mathbf{ipn} = f_1 \left(\mathbf{vpn}, \ \mathbf{s} \right)$$

$$\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \ \mathbf{s}\right)$$

ModSpec:

$$\mathbf{pn} = \frac{d}{dt} \underbrace{q_e (\mathbf{vpn}, \mathbf{s})}_{\mathbf{0}} + \underbrace{f_e (\mathbf{vpn}, \mathbf{s})}_{f_1} \\ 0 = \frac{d}{dt} \underbrace{q_i (\mathbf{vpn}, \mathbf{s})}_{-\mathbf{s}} + \underbrace{f_i (\mathbf{vpn}, \mathbf{s})}_{f_2}$$



T. Wang, J. Roychowdhury, University of California at Berkeley

How to Model Hysteresis Properly



T. Wang, J. Roychowdhury, University of California at Berkeley

Internal Unknowns in Verilog-A



Example:

 $f_1(\mathbf{vpn}, \mathbf{s}) = \frac{\mathbf{vpn}}{R} \cdot (1 + \tanh(\mathbf{s}))$ $f_2(\mathbf{vpn}, \mathbf{s}) = \mathbf{vpn} - \mathbf{s}^3 + \mathbf{s}$

DO NOT

- declare internal unks as "real" variables
- code time integration inside model
 with sabstime dinitial step and memory
 - with \$abstime, @initial_step and memory states
- use idt()
- use implicit contributions
 - unless you know what you are doing

Internal Unknowns in Verilog-A



implicit differential

equation

RRAM Model

Template: RRAM:

 $\mathbf{ipn} = f_1(\mathbf{vpn}, \mathbf{s}) \quad f_1(\mathbf{vpn}, \mathbf{Gap}) = I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$

$$\frac{d}{dt}\mathbf{s} = f_2\left(\mathbf{vpn}, \mathbf{s}\right) \quad f_2\left(\mathbf{vpn}, \mathbf{Gap}\right) = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$

Jiang, Z., Wong, H. (2014). Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model. nanoHUB.

 $\mathbf{minGap} \leq \mathbf{Gap} \leq \mathbf{maxGap}$



RRAM Model

Template: RRAM:



T. Wang, J. Roychowdhury, University of California at Berkeley

RRAM Model



clipping functions

Analogy: MEMS switch Zener diode voltage regulator

Guan X, Yu S, Wong H S. A SPICE compact model of metal oxide resistive switching memory with variations[J]. IEEE electron device letters, 2012.

Vourkas I, Sirakoulis G C. Memristor-Based Nanoelectronic Computing Circuits and Architectures[M]. Springer, 2015.





Memristor Models

Another (deeper) problem with f2



Memristor Models

$$\frac{d}{dt}\mathbf{s} = f_2 \left(\mathbf{vpn}, \ \mathbf{s}\right)$$
Available f2:

2

(3)

linear ion drift $f_2 = \mu_v \cdot R_{on} \cdot f_1(\mathbf{vpn}, s)$ nonlinear ion drift $f_2 = a \cdot \mathbf{vpn}^m$

Simmons tunnelling barrier

4 TEAM model

5 Yakopcic model 6 Stanford/ASU

 $f_2 = -v_0 \cdot \exp(-\frac{E_a}{V_T}) \cdot \sinh(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t \cdot V_T})$

 $\mathbf{ipn} = f_1 (\mathbf{vpn}, \mathbf{s})$ Available f1: 1 $f_1 = (R_{on} \cdot s + R_{off} \cdot (1-s))^{-1} \cdot \mathbf{vpn}$ 2 $f_1 = \frac{1}{R_{op}} \cdot e^{-\lambda \cdot (1-s)} \cdot \mathbf{vpn}$ 3 $f_1 = s^n \cdot \beta \cdot \sinh(\alpha \cdot \mathbf{vpn}) + \chi \cdot (\exp(\gamma \cdot) - 1)$ $f_{2} = \begin{cases} c_{off} \cdot \sinh(\frac{i}{i_{off}}) \cdot \exp(-\exp(\frac{s-a_{off}}{w_{c}} - \frac{i}{b}) - \frac{s}{w_{c}}), & \text{if } i \ge 0 \\ c_{on} \cdot \sinh(\frac{i}{i_{on}}) \cdot \exp(-\exp(\frac{a_{on}-s}{w_{c}} + \frac{i}{b}) - \frac{s}{w_{c}}), & \text{otherwise,} \end{cases} \quad \textbf{4} \quad f_{1} = \begin{cases} A_{1} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{if } \mathbf{vpn} \ge \mathbf{0} \\ A_{2} \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{otherwise.} \end{cases}$

$$f_1 = I_0 \cdot e^{-\mathbf{Gap}/g0} \cdot \sinh(\mathbf{vpn}/V_0)$$

$$\mathbf{Gap} = s \cdot \min Gap + (1-s) \cdot \max Gap.$$

- set up boundary
- fix f₂ flat regions
- smooth, safe funcs, scaling, etc.

T. Wang, J. Roychowdhury, University of California at Berkeley

Memristor Models

A collection of 30 models:

- all smooth, all well posed
- not just RRAM, but general memristive devices
- not just bipolar, but unipolar
- not just DC, AC, TRAN, but homotopy, PSS, ...

0 2

0

0.002

0.004

0.006

time (sec

0.008

0.01

0.012



T. Wang, J. Roychowdhury, University of California at Berkeley

0.2

0

0.002

0.004

0.006

time (sec

0.008

0.012

Numerical Explosion

RRAM:

 $f_1(\mathbf{vpn}, \mathbf{Gap}) = I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$

$$f_1(0.25V, 0) = 1mA.$$

 $f_1(1V, 0) = 27.3mA.$

$$f_1(10V, 0) = 1.17 \times 10^{14} A.$$

$$f_1(100V, 0) = 2.61 \times 10^{170} A.$$

similar to the diode equation: $diode(Vd) = I_S \cdot (\exp(Vd/V_T) - 1).$

$$diode(0.7) \approx 0.5A.$$

$$diode(1) \approx 50000A.$$

 $diode(10) \approx 10^{155} A.$



\$limexp()?

What does SPICE do?



T. Wang, J. Roychowdhury, University of California at Berkeley

xlim = pnjlim(xnew, xold)

```
199 double DeviceSupport::pnjlim (
           200
                     double vnew.
           201
                     double vold.
           202
                    double vt,
           203
                     double vcrit.
           204
                     int *icheck
           205
           206
                Ł
           207
                  double arg;
           208
                  if((vnew > vcrit) && (fabs(vnew - vold) > (vt + vt)))
           209
           210
                     if(vold > 0)
           211
           212
                       arg = 1 + (vnew - vold) / vt;
           213
                       if(arg > 0)
           214
           215
                         vnew = vold + vt * log(arg);
           216
                                                                         PNJLIM(dx,x)
           217
                       else
           218
           219
                         vnew = vcrit;
           220
           221
           222
223
                     else
                                                      2 -
                     Ł
           224
225
                       vnew = vt *log(vnew/vt);
                                                      1 -
                                                    226
                     *icheck = 1;
           227
                  }
                                                                                               0.5
           228
                  else
           229
                                                     -3 -
           230
                     *icheck = 0;
                                                                                            -0.5
           231
                                                      -4
                                                          -3
                                                               -2
                                                                                               xold
           232
                  return(vnew);
                                                                                    3
T. Wang, J. Roy 233 }
                                                                              dx
```

Slide 20

xlim = limvds(xnew, xold)

```
double DeviceSupport::limvds ( double vnew, double vold)
172
173 -
174
175
      if(vold >= 3.5)
176
177
        if(vnew > vold) vnew = std::min(vnew, (3.0 * vold) + 2.0);
        else
178
179
        Ł
          if (vnew < 3.5) vnew = std::max(vnew, 2.0);
180
181
182
      }
183
      else
184
        if(vnew > vold) vnew = std::min(vnew, 4.0);
185
               vnew = std::max(vnew, -0.5);
186
        else
187
      return(vnew);
188
189 }
```

xlim = pnjlim(xnew, xold)



xlim = sinhlim(xnew, xold)



xlim = sinhlim(xnew, xold)



Supply Voltage (V)	with sinhlim (niters)	without limiting (niters)
1	4	4
10	4	9
100	4	50
1000	4	non-convergence within 100 iters

actual implementation slightly more complicated

$$f_1(\mathbf{vpn}, \mathbf{Gap}) = I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$$

$$f_2(\mathbf{vpn}, \mathbf{Gap}) = -v_0 \cdot \exp(-\frac{E_a}{V_T}) \cdot \sinh(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T})$$

T. Wang, J. Roychowdhury, University of California at Berkeley

Challenges in Memristor Modelling

- hysteresis
 - internal state variable
- model internal unks in Verilog-A
 - use potentials/flows
- upper/lower bounds of internal unks
 - filament length, tunneling tap size
 - clipping functions

• smoothness, continuity, finite precision issues, ...

- → use smooth functions, safe functions
- → GMIN
- scaling of unks/eqns
- SPICE-compatible limiting function (the only smooth one)

