CS162 Operating Systems and Systems Programming Lecture 15

Demand Paging (Finished), General I/O

March 18th, 2015 Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu

Recall: Precise Exceptions



Recall: Demand Paging Mechanisms

- PTE helps us implement demand paging
 - Valid \Rightarrow Page in memory, PTE points at physical page
 - Not Valid ⇒ Page not in memory; use info in PTE to find it on disk when necessary
- Suppose user references page with invalid PTE?
 - Memory Management Unit (MMU) traps to OS » Resulting trap is a "Page Fault"

- What does OS do on a Page Fault?:

- Habili
- » Choose an old page to replace
- » If old page modified ("D=1"), write contents back to disk
- » Change its PTE and any cached TLB to be invalid
- » Load new page into memory from disk
- » Update page table entry, invalidate TLB for new entry
- » Continue thread from original faulting location
- TLB for new page will be loaded when thread continued!
- While pulling pages off disk for one process, OS runs another process from ready queue
 - » Suspended process sits on wait queue

3/18/15

Lec 15.3

Summary: Steps in Handling a Page Fault





3/18/15

Kubiatowicz CS162 ©UCB Spring 2015



Example: FIFO

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
 - A B C A B D A D B C B
- Consider FIFO Page replacement:



- FIFO: 7 faults.
- When referencing D, replacing A is bad choice, since need A again right away

Example: MIN

- Suppose we have the same reference stream: - A B C A B D A D B C B
- Consider MIN Page replacement:



- MIN: 5 faults
- Where will D be brought in? Look for page not referenced farthest in future.
- What will LRU do?
 - Same decisions as MIN here, but won't always be true!

Lec 15,11

3/18/15

When will LRU perform badly?

- · Consider the following: A B C D A B C D A B C D
- LRU Performs as follows (same as FIFO here):

Ref:	Α	В	С	D	Α	В	С	D	Α	В	С	D
Page:												
1	A			D			С			В		
2		В			A			D			С	
3			С			В			Α			D

- Every reference is a page fault!
- MIN Does much better:



Adding Memory Doesn't Always Help Fault Rate

- Does adding memory reduce number of page faults? - Yes for LRU and MIN
 - Not necessarily for FIFO! (Called Belady's anomaly)



- With FIFO, contents can be completely different
- In contrast, with LRU or MIN, contents of memory with

X pages are a subset of contents with X+1 Page

Graph of Page Faults Versus The Number of Frames



- One desirable property: When you add memory the miss rate goes down
 - Does this always happen?
 - Seems like it should, right?
- No: BeLady's anomaly
 - Certain replacement algorithms (FIFO) don't have this obvious property!

```
3/18/15
```

Kubiatowicz CS162 ©UCB Spring 2015

Lec 15.14

Administrivia

- Problems with website (cs162.eecs.Berkeley.edu)
 - Ran out of space/crashed yesterday
 - Restore of bad checkpoint caused phantom HW3 to appear (it was last year's version)
 - Everything should be ok now please check
- No sections this week!
- Spring Break is next week!
 - No class!
- Still working on the grading of exams
 - No deadline yet, will let you know
 - Solutions are done!
 - » Will be posted on new handout link shortly
- Checkpoint 1 moved to after Spring Break
 Monday, 3/30

Implementing LRU



- Timestamp page on each reference
- Keep list of pages ordered by time of reference
- Too expensive to implement in reality for many reasons
- Clock Algorithm: Arrange physical pages in circle with single clock hand
 - Approximate LRU (approx to approx to MIN)
- Replace an old page, not the oldest page
- Details:
 - Hardware "use" bit per physical page:
 - » Hardware sets use bit on each reference
 - » If use bit isn't set, means not referenced in a long time
 - » Nachos hardware sets use bit in the TLB; you have to copy this back to page table when TLB entry gets replaced
 - On page fault:
 - » Advance clock hand (not real time)
 - » Check use bit: 1→used recently; clear and leave alone 0→selected candidate for replacement
 - Will always find a page or loop forever?
 - » Even if all use bits set, will eventually loop around⇒FIFO

3/18/15

Kubiatowicz CS162 ©UCB Spring 2015



- Crude partitioning of pages into two groups: young and old

Clock Algorithm: Not Recently Used

Sinale Clock Hand:

- Why not partition into more than 2 groups?

3/18/15

3/18/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 15.18

Nth Chance version of Clock Algorithm

- Nth chance algorithm: Give page N chances
 - OS keeps counter per page: # sweeps
 - On page fault, OS checks use bit:
 - » 1⇒clear use and also clear counter (used in last sweep)
 » 0⇒increment counter; if count=N, replace page
 - Means that clock hand has to sweep by N times without page being used before page is replaced
- How do we pick N?
 - Why pick large N? Better approx to LRU
 » If N ~ 1K, really good approximation
 - Why pick small N? More efficient » Otherwise might have to look a long way to find free page
- What about dirty pages?
 - Takes extra overhead to replace a dirty page, so give dirty pages an extra chance before replacing?
 - Common approach:
 - » Clean pages, use N=1
 - » Dirty pages, use N=2 (and write back to disk when N=1)

Clock Algorithms: Details

- Which bits of a PTE entry are useful to us?
 - Use: Set when page is referenced; cleared by clock algorithm
 - Modified: set when page is modified, cleared when page written to disk
 - Valid: ok for program to reference this page
 - Read-only: ok for program to read page, but not modify » For example for catching modifications to code pages!
- Do we really need hardware-supported "modified" bit?
 - No. Can emulate it (BSD Unix) using read-only bit
 - » Initially, mark all pages as read-only, even data pages
 - » On write, trap to OS. OS sets software "modified" bit, and marks page as read-write.
 - » Whenever page comes back in from disk, mark read-only

Lec 15,17

Clock Algorithms Details (continued) Second-Chance List Algorithm (VAX/VMS) • Do we really need a hardware-supported "use" bit? LRU victim rection - No. Can emulate it similar to above: Directly Second Mapped Pages Chance List » Mark all pages as invalid, even if in memory » On read to invalid page, trap to OS Marked: RW Marked: Invalid » OS sets use bit, and marks page read-only List: FIFO List: LRU - Get modified bit in same way as previous: New » On write, trap to OS (either invalid or read-only) New Page-in Active SC » Set use and modified bits, mark page read-write From disk Pages • Split memory in two: Active list (RW), SC list (Invalid) - When clock hand passes by, reset use and modified bits and mark page as invalid again • Access pages in Active list at full speed • Remember, however, that clock is just an • Otherwise, Page Fault approximation of LRU - Always move overflow page from end of Active list to - Can we do a better approximation, given that we have front of Second-chance list (SC) and mark invalid to take page faults on some reads and writes to collect - Desired Page On SC List: move to front of Active list. use information? mark RW - Need to identify an old page, not oldest page! - Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list - Answer: second chance list 3/18/15 Kubiatowicz CS162 ©UCB Spring 2015 Lec 15,21 3/18/15 Kubiatowicz CS162 ©UCB Spring 2015 Lec 15.22

Second-Chance List Algorithm (con't)

• How many pages for second chance list?

- If $0 \Rightarrow$ FIFO

- If all \Rightarrow LRU, but page fault on every page reference
- Pick intermediate value. Result is:
 - Pro: Few disk accesses (page only goes to disk if unused for a long time)
 - Con: Increased overhead trapping to OS (software / hardware tradeoff)
- With page translation, we can adapt to any kind of access the program makes
 - Later, we will show how to use page translation / protection to share memory between threads on widely separated machines
- \cdot Question: why didn't VAX include "use" bit?
 - Strecker (architect) asked OS people, they said they didn't need it, so didn't implement it
 - He later got blamed, but VAX did OK anyway



	Demand Paging (more details)		Allocation of Page Frames (Memory Pages)						
 Does sof Two Opting Hardworeplace Softworeplace So	tware-loaded TLB need use bit? ions: are sets use bit in TLB; when TLB entred, software copies use bit back to pag are manages TLB entries as FIFO list; of TLB is Second-Chance list, managed as bables map virtual page → physical page need a reverse mapping (i.e. physical p page)? . Clock algorithm runs through page frames n multiple virtual-pages per physical page	y is e table everything strict LRU age → . If sharing,	 How do we allocate memory among different processes? Does every process get the same fraction of memory? Different fractions? Should we completely swap some processes out of memory? Each process needs <i>minimum</i> number of pages Want to make sure that all processes that are loaded into memory can make forward progress Example: IBM 370 - 6 pages to handle SS MOVE instruction: instruction is 6 bytes, might span 2 pages 2 pages to handle <i>from</i> 2 pages to handle <i>from</i> 2 pages to handle <i>from</i> Possible Replacement Scopes: Global replacement – process selects replacement frame from set of all frames; one process can take a frame from another Local replacement – each process selects from only its own set of allocated frames 						
» Can	't push page out to disk without invalidating	all PTEs							
3/18/15	Kubiatowicz CS162 ©UCB Spring 2015	Lec 15.25	3/18/15	Kubiatowicz CS162 ©UCB Spring 2015	Lec 15.26				

Fixed/Priority Allocation

- Equal allocation (Fixed Scheme):
 - Every process gets same amount of memory
 - Example: 100 frames, 5 processes⇒process gets 20 frames
- Proportional allocation (Fixed Scheme)
 - Allocate according to the size of process
 - Computation proceeds as follows:
 - s_i = size of process p_i and $S = \Sigma s_i$
 - m = total number of frames

$$a_i$$
 = allocation for $p_i = \frac{s_i}{S} \times m$

• Priority Allocation:

- Proportional scheme using priorities rather than size » Same type of computation as previous scheme
- Possible behavior: If process *p*, generates a page fault, select for replacement a frame from a process with lower priority number
- \cdot Perhaps we should use an adaptive scheme instead???
 - What if some application just needs more memory?

Page-Fault Frequency Allocation

• Can we reduce Capacity misses by dynamically changing the number of pages/application?



- Establish "acceptable" page-fault rate
 - If actual rate too low, process loses frame
 - If actual rate too high, process gains frame
- \cdot Question: What if we just don't have enough memory?

3/18/15



- This can improve overall system behavior by a lot!

3/18/15



- I/O devices you recognize are supported by I/O Controllers
- $\boldsymbol{\cdot}$ Processors accesses them by reading and writing IO registers as if they were memory
 - Write commands and arguments, read status and results



The Requirements of I/O

- So far in this course:
 - We have learned how to manage CPU, memory
- What about I/O?
 - Without I/O, computers are useless (disembodied brains?)
 - But... thousands of devices, each slightly different
 - How can we standardize the interfaces to these devices?
 Devices unreliable: media failures and transmission errors
 - » How can we make them reliable???
 - Devices unpredictable and/or slow
 - » How can we manage them if we don't know what they will do or how they will perform?
- Some operational parameters:
 - Byte/Block
 - » Some devices provide single byte at a time (e.g. keyboard)
 - » Others provide whole blocks (*e.g.* disks, networks, etc)
 - Sequential/Random
 - » Some devices must be accessed sequentially (e.g. tape)
 - » Others can be accessed randomly (e.g. disk, cd, etc.)
 - Polling/Interrupts
 - » Some devices require continual monitoring
 - » Others generate interrupts when they need service

Kubiatowicz CS162 ©UCB Spring 2015



Want Standard Interfaces to Devices

- Block Devices: e.g. disk drives, tape drives, DVD-ROM
 - Access blocks of data
 - Commands include open(), read(), write(), seek()
 - Raw I/O or file-system access
 - Memory-mapped file access possible
- Character Devices: *e.g.* keyboards, mice, serial ports, some USB devices
 - Single characters at a time
 - Commands include get(), put()
 - Libraries layered on top allow line editing
- · Network Devices: e.g. Ethernet, Wireless, Bluetooth
 - Different enough from block/character to have own interface
 - Unix and Windows include socket interface
 - » Separates network protocol from network operation
 - » Includes select() functionality
 - Usage: pipes, FIFOs, streams, queues, mailboxes

Lec 15.39

3/18/15

How Does User Deal with Timing?

- When write data (e.g. write() system call), put process

- Returns quickly from read or write request with count of

- When request data, take pointer to user's buffer, return

immediately; later kernel fills buffer and notifies user

- When send data, take pointer to user's buffer, return

immediately; later kernel takes data and notifies user

- When request data (e.g. read() system call), put

- Read may return nothing, write may write nothing

process to sleep until data is ready

Non-blocking Interface: "Don't Wait"

bytes successfully transferred

to sleep until device is ready for data

Asynchronous Interface: "Tell Me Later"

• Blocking Interface: "Wait"

Chip-scale features of Recent x86 (SandyBridge)



SandyBridge I/O: PCH



Example: Memory-Mapped Display Controller



Transferring Data To/From Controller

Programmed I/O:

3/18/15

- Each byte transferred via processor in/out or load/store
- Pro: Simple hardware, easy to program
- Con: Consumes processor cycles proportional to data size

Direct Memory Access: •

- Give controller access to memory bus
- Ask it to transfer data blocks to/from memory directly
- Sample interaction with DMA controller (from OSC):



I/O Device Notifying the OS

Summary (1/2)• Precise Exception specifies a single instruction for The OS needs to know when: which: - The I/O device has completed an operation - All previous instructions have completed (committed state) - The I/O operation has encountered an error - No following instructions nor actual instruction have · I/O Interrupt: started Replacement policies - Device generates an interrupt whenever it needs service - Pro: handles unpredictable events well - FIFO: Place pages on gueue, replace page at end - Con: interrupts relatively high overhead - MIN: Replace page that will be used farthest in future Pollina: - LRU: Replace page used farthest in past - OS periodically checks a device-specific status register Clock Algorithm: Approximation to LRU » I/O device puts completion information in status register - Arrange all pages in circular list - Pro: low overhead - Sweep through them, marking as not "in use" - Con: may waste many cycles on polling if infrequent or unpredictable I/O operations - If page not "in use" for one pass, than can replace • Actual devices combine both polling and interrupts • Nth-chance clock algorithm: Another approx LRU - For instance - High-bandwidth network adapter: - Give pages multiple passes of clock hand before replacing » Interrupt for first incoming packet • Second-Chance List algorithm: Yet another approx LRU » Poll for following packets until hardware queues are empty - Divide pages into two groups, one of which is truly LRU and managed on page faults. 3/18/15 Kubiatowicz CS162 ©UCB Spring 2015 Lec 15,49 3/18/15 Kubiatowicz CS162 ©UCB Spring 2015 Lec 15,50 Summary (2/2)• Working Set: - Set of pages touched by a process recently • Thrashing: a process is busy swapping pages in and out - Process will thrash if working set doesn't fit in memory - Need to swap out a process • I/O Devices Types: - Many different speeds (0.1 bytes/sec to GBytes/sec) - Different Access Patterns: » Block Devices, Character Devices, Network Devices - Different Access Timing: » Blocking, Non-blocking, Asynchronous • I/O Controllers: Hardware that controls actual device - Processor Accesses through I/O instructions, load/store to special physical memory - Report their results through either interrupts or a status register that processor looks at occasionally (polling)