• Caching is the key to memory system performance



## **Review: Memory Hierarchy**

**CS162** 

• Take advantage of the principle of locality to:

- Present as much memory as in the cheapest technology
- Provide access at speed offered by the fastest technology



## Recall: How is a Block found in a Cache?



- Index Used to Lookup Candidates in Cache
  - Index identifies the set
- Tag used to identify actual copy
  - If no candidates match, then declare cache miss
- Block is minimum guantum of caching
  - Data select field used to select data within block
  - Many caching applications don't have data select field

## **Review: Direct Mapped Cache**

## • Direct Mapped 2<sup>N</sup> byte cache:

- The uppermost (32 N) bits are always the Cache Tag
- The lowest M bits are the Byte Select (Block Size =  $2^{M}$ )
- Example: 1 KB Direct Mapped Cache with 32 B Blocks
  - Index chooses potential block
  - Tag checked to verify block
  - Byte select chooses byte within block



## **Review:** Fully Associative Cache

- Fully Associative: Every block can hold any line
  - Address does not include a cache index
  - Compare Cache Tags of all Cache Entries in Parallel
- Example: Block Size=32B blocks
  - We need N 27-bit comparators
  - Still have byte select to choose from within block





## Where does a Block Get Placed in a Cache?



Direct mapped: block 12 can go

Set associative:

Fully associative:



block 12 can go (12 mod 4)









Set Set Set Set 0 1 2 3

Lec 14.7

3/16/15

Kubiatowicz CS162 ©UCB Spring 2015





## **Precise Exceptions**

- Precise  $\Rightarrow$  state of the machine is preserved as if program executed up to the offending instruction
  - All previous instructions completed
  - Offending instruction and all following instructions act as if they have not even started
  - Same system code will work on different implementations
  - Difficult in the presence of pipelining, out-of-order execution, ...
  - MIPS takes this position
- $\cdot$  Imprecise  $\Rightarrow$  system software has to figure out what is where and put it all back together
- Performance goals often lead designers to forsake precise interrupts
  - system software developers, user, markets etc. usually wish they had not done this
- Modern techniques for out-of-order execution and branch prediction help implement precise interrupts

## Administrivia

- $\boldsymbol{\cdot}$  Still working on the grading of exams
  - No deadline yet, will let you know
- Solutions are done!
  - Will post them on the website
- Checkpoint 1 for Project 2 delayed
  - Now due Monday after Spring Break



## TLB organization: include protection

- · How big does TLB actually have to be?
  - Usually small: 128-512 entries
  - -Not very big, can support higher associativity
- TLB usually organized as fully-associative cache
  - Lookup is by Virtual Address
  - Returns Physical Address + other info
- What happens when fully-associative is too slow? - Put a small (4-16 entry) direct-mapped cache in front - Called a "TLB Slice"
- Example for MIPS R3000:

Virtual Address	Physical Address	Dirty	Ref Valid		Access	ASID
0xFA00	0x0003	Y	N	Y	R/W	34
0x0040	0x0010	N	Y	Y	R	0
0x0041	0x0011	N	Y	Y	R	0

# Example: R3000 pipeline includes TLB "stages"

### MIPS R3000 Pipeline

Inst Fetch	Dcd/ Reg	ALU / E.A		Memory	Write Reg
TLB I-Cac	he RF	Oper	ation		WB
		E.A.	TLB	D-Cache	

TLB

64 entry, on-chip, fully associative, software TLB fault handler

### Virtual Address Space



64 user processes without TLB flush

## Reducing translation time further





### **Physical Address**

- Machines with TLBs go one step further: they overlap TLB lookup with cache access.
  - Works because offset available early

## Overlapping TLB & Cache Access (1/2)

• Main idea:

- Offset in virtual address exactly covers the "cache index" and "byte select"
- Thus can select the cached byte(s) in parallel to perform address translation

virtual address Virtual Page # Offset
physical address tag / page # index byte

Kubiatowicz	CS162	©UCB	Spring	2015

Lec 14.22

Physical

Memory:

## Overlapping TLB & Cache Access

Kubiatowicz CS162 ©UCB Spring 2015





### A Need To do somerning else. See

- Another option: Virtual Caches
  - Tags in cache are virtual addresses
  - Translation only happens on cache misses

3/16/15

#### Lec 14.23

Lec 14,21

3/16/15

Virtual Address:

PageTablePtr

Offset

Page Table

(1st level)

Page Table (2<sup>nd</sup> level)

## Putting Everything Together: Address Translation

Physical Address:

Offset

# Putting Everything Together: TLB



## Where are all places that caching arises in Operating Systems?

- Direct use of caching techniques
  - paged virtual memory (mem as cache for disk)
  - TLB (cache of PTEs)
  - file systems (cache disk blocks in memory)
  - DNS (cache hostname => IP address translations)
  - Web proxies (cache recently accessed pages)
- Which pages to keep in memory?
  - All-important "Policy" aspect of virtual memory
  - Will spend a bit more time on this in a moment

# Putting Everything Together: Cache



# Impact of caches on Operating Systems

- Indirect dealing with cache effects
- Process scheduling
  - which and how many processes are active ?
  - large memory footprints versus small ones ?
  - priorities ?
  - Shared pages mapped into VAS of multiple processes ?
- Impact of thread scheduling on cache performance
  - rapid interleaving of threads (small quantum) may degrade cache performance
    - $\ast$  increase average memory access time (AMAT)  $\tt I\tt I\tt I$
- Designing operating system data structures for cache performance
- $\cdot$  Maintaining the correctness of various caches
  - TLB consistency:
    - » With PT across context switches ?
    - » Across updates to the PT ?

Lec 14.27











- Likelihood of accessing item of rank r is a1/r<sup>a</sup>
- Although rare to access items below the top few, there are so many that it yields a "heavy tailed" distribution.
- Substantial value from even a tiny cache
- Substantial misses from even a very large one





## **Demand Paging**

- Modern programs require a lot of physical memory
   Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
  - 90–10 rule: programs spend 90% of their time in 10% of their code
  - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk





- In-use virtual memory can be bigger than physical memory - Combined memory of running processes much larger than physical memory
- » More programs fit into memory, allowing more concurrency
- Principle: Transparent Level of Indirection (page table)
  - Supports flexible placement of physical data » Data could be on disk or somewhere across network
    - Variable location of data transparent to user program » Performance issue, not correctness issue Kubiatowicz CS162 ©UCB Spring 2015 Lec 14.33

```
3/16/15
```

**Demand Paging is Caching** 

- Since Demand Paging is Caching, must ask:
  - What is block size?
    - » 1 page
  - What is organization of this cache (i.e. direct-mapped. set-associative, fully-associative)?
    - » Fully associative: arbitrary virtual—physical mapping
  - How do we find a page in the cache when look for it? » First check TLB, then page-table traversal
  - What is page replacement policy? (i.e. LRU, Random...) » This requires more explanation... (kinda LRU)
  - What happens on a miss? » Go to lower level to fill miss (i.e. disk)
  - What happens on a write? (write-through, write back) » Definitely write-back. Need dirty bit!

3/	1	6/	1	5
				-

3/16/15

Kubiatowicz CS162 ©UCB Spring 2015

Lec 14.34

# **Review:** What is in a PTE?

- What is in a Page Table Entry (or PTE)?
  - Pointer to next-level page table or to actual page
  - Permission bits: valid, read-only, read-write, write-only
- Example: Intel x86 architecture PTE:
  - Address same format previous slide (10, 10, 12-bit offset)
  - Intermediate page tables called "Directories"



Bottom 22 bits of virtual address serve as offset

# **Demand Paging Mechanisms**

- PTE helps us implement demand paging
  - Valid  $\Rightarrow$  Page in memory, PTE points at physical page
  - Not Valid  $\Rightarrow$  Page not in memory; use info in PTE to find it on disk when necessary
- Suppose user references page with invalid PTE?
  - Memory Management Unit (MMU) traps to OS » Resulting trap is a "Page Fault"
  - What does OS do on a Page Fault?:
    - » Choose an old page to replace
    - » If old page modified ("D=1"), write contents back to disk
    - » Change its PTE and any cached TLB to be invalid
    - » Load new page into memory from disk
    - » Update page table entry, invalidate TLB for new entry
    - » Continue thread from original faulting location
  - TLB for new page will be loaded when thread continued!
  - While pulling pages off disk for one process, OS runs another process from ready queue

# Loading an executable into memory



# Create Virtual Address Space of the Process



# Create Virtual Address Space of the Process

Kubiatowicz CS162 ©UCB Spring 2015



- User Page table maps entire VAS
- All the utilized regions are backed on disk - swapped into and out of memory as needed
- · For every process

# Create Virtual Address Space of the Process



- the portion of it that the HW needs to access must be resident in memory

3/16/15

Lec 14,39

Lec 14.37

3/16/15



## 3/16/15

code

Coroc ©UCB Spring 2015

43

Lec 14,43

3/16/15

Lec 14.44

code





Eventually reschedule faulting thread



