Contention for Cache Tags
Cache controller must monitor bus and processor
- Can view as two controllers: bus-side, and processor-side
- With single-level cache: dual tags (not data) or dual-ported tag RAM
- must reconcile when updated, but usually only looked up
- Respond to bus transactions