Reality
Protocol defines logical FSM for each block
Cache controller FSM
multiple states per miss
Bus controller FSM
Other $Ctrls Get bus
Multiple Bus trnxs
write-back
Multi-Level Caches
Split-Transaction Busses
Previous slide
Next slide
Back to first slide
View graphic version